Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2005-11-29
2005-11-29
Nguyen, Hiep T. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S137000, C717S140000, C717S151000
Reexamination Certificate
active
06970985
ABSTRACT:
A processor framework includes a compiler which compiles a computer program, the compiler extracting speculative static information about memory accesses during compilation, and a microarchitecture which performs a memory access using the speculative static information extracted during compiling. An instruction set architecture encodes information about accessing the memory at run time and selects access mechanisms to perform an individual memory access.
REFERENCES:
patent: 5410669 (1995-04-01), Biggs et al.
patent: 5630143 (1997-05-01), Maher et al.
patent: 5655124 (1997-08-01), Lin
patent: 5704053 (1997-12-01), Santhanam
patent: 5774685 (1998-06-01), Dubey
patent: 5805907 (1998-09-01), Loper et al.
patent: 5857104 (1999-01-01), Natarjan et al.
patent: 5864697 (1999-01-01), Shiell
patent: 5875464 (1999-02-01), Kirk
patent: 5933860 (1999-08-01), Emer et al.
patent: 5949995 (1999-09-01), Freeman
patent: 5966544 (1999-10-01), Sager
patent: 6105139 (2000-08-01), Dey et al.
patent: 6219796 (2001-04-01), Bartley
patent: 6256743 (2001-07-01), Lin
patent: 6272676 (2001-08-01), Haghighat
patent: 6334175 (2001-12-01), Chih
patent: 6393520 (2002-05-01), Yoshikawa et al.
patent: 6412105 (2002-06-01), Maslennikov
patent: 6430693 (2002-08-01), Lin
patent: 6446181 (2002-09-01), Ramagopal et al.
patent: 6529943 (2003-03-01), Ohi
patent: 6539543 (2003-03-01), Guffens
patent: 6574740 (2003-06-01), Odaohhara
patent: 6625740 (2003-09-01), Datar
patent: 6675305 (2004-01-01), Mohammad
patent: 6687838 (2004-02-01), Orenstien et al.
patent: 6795781 (2004-09-01), Aldridge et al.
patent: 6826652 (2004-11-01), Chauvel et al.
patent: 2001/0044891 (2001-11-01), McGrath et al.
patent: 2004/0010679 (2004-01-01), Moritz et al.
patent: 2004/0010782 (2004-01-01), Moritz
patent: 2004/0010783 (2004-01-01), Moritz et al.
patent: 2004/0205740 (2004-10-01), Lavery et al.
Abraham et al., “Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems”,Hewlett-Packard Laboratories,Palo Alto, CA, (Undated). 12 pages.
Advanced Micro Devices, Inc., “Quantispeed™ Architecture”,AMD White Paper,Sunnyvale, CA, (2001).
Albonesi et al., “Selective Cache Ways: On-Demand Cache Resource Allocation”,IEEE,pp. 248-259 (Undated).
Anderson et al., “Physical Design of a Fourth-Generation Power GHz Microprocessor”,Digest of Technical Papers, IEEE International Solid-State Circuits Conference;pp. 232-233 and 451, (2001).
Bahar et al., “Power and Energy Reduction Via Pipeline Balancing”,IEEE,12 pgs., (2001).
Baniasadi et al., “Instruction Flow-Based Front-end Throttling for Power-Aware High-Performance Processors”, (ISLEPD '01),ACM,pp. 16-21, (2001).
Bechade et al., “A 32b 66MHz 1.8W Microprocessor”,Digest of Technical Papers, IEEE,pp. 208-209, (1994).
Benini, et al., “A Recursive Algorithm for Low-Power Memory Partitioning”, (ISLPED'00),ACMpp. 78-83 (2000).
Brooks et al., “Wattch: A Framework for Architectural-Level Power Analysis and Optimizations”, Proceedings of the 27th International Symposium on Computer Architecture (ISCA '00):ACM,pp. 83-94, (2000).
Burger et al., “The SimpleScalar Tool Set, Version 2.0”, Computer Sciences Dept., Univ. of Wisconsin-Madison,Technical Report 1342,pp. 13-25 (1997).
Buyuktosunoglu et al., “An Adaptive Issue Queue for Reduced Power at High Performance” Power-Aware Computer Systems, First International Workshop,PACS 2000,pp. 25-39 (2000).
Calder et al. “Next Cache Line and Set Prediction.” Proceedings of the 1995 International Computer Symposium on Computer Architecture,ACM,pp. 287-296 (1995).
Calder et al., “Fast & Accurate Instruction Fetch and Branch Prediction”,IEEE,pp. 2-11 (1994).
Cantin et al., “Cache Performance for Selected SPEC CPU2000 Benchmarks”Computer Architecture News,29(4):13-18 (2001).
Chiou et al., “Application-Specific Memory Management for Embedded Systems Using Software-Controlled Caches”, (DAC'00),ACM,pp. 416-419 (2000).
Compaq Computer Corporation, “Compiler Writer's Guide for the Alpha 21264”, Digital Equipment Corporation © 1999.
Cooper et al., “Compiler-Controlled Memory”, ASPLOS VIII;ACM,33(11):2-11 (1998).
Delaluz et al., “Energy-Oriented Compiler Optimizations for Partitioned Memory Architectures”, Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, 10 pps., (Undated).
Folegnani et al., “Energy-Effective Issue Logic”,IEEE,10 pgs. (2001).
Furber et al., “ARM3-32b RISC Processor with 4 KByte On-Chip Cache”, VLSI'89,Elsevier,pp. 35-44 (1989).
Furber et al., “Power Saving Features in AMULET2e”, Dept. of Computer Science, University of Manchester, UK, 4 pps. (Undated).
Ghiasi et al., “Using IPC Variation in Workloads with Externally Specified Rates to Reduce Power Consumption”, Univ. Colorado, Dept. of Computer Science, pp. 1-10 (Undated).
Gowan et al., “Power Considerations in the Design of the Alpha 21264 Microprocessor”, (DAC 98),ACM,pp. 726-731 (1998).
Harvard University/Michael D. Smith's Research Group on Compilation and Computer Architecture; http:/www.eecs.harvard.edu/hube/software/software.html., 1 page.
Heinrich, J.,MIPS R10000 Microprocessor's User Manual,2nd Ed., MIPS Technologies, Inc. (1996).
Heinrich, J.,MIPS R4000 Microprocessor User's Manual,2nd Ed., MIPS Technologies, Inc. (1994).
Henry et al., “Circuits for Wide-Window SuperScalar Processors” (ISCA'00),ACM,pp. 236-247 (2000).
Hinton et al., “The Microarchitecture of the Pentium 4 Processor”,Intel Technology JournalQ1, pp. 1-12 (2001).
Huang et al., “L1 Data Cache Decomposition for Energy Efficiency”, (ISLPED'01),ACM,pp. 10-15 (2001).
Inoue et al., “Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption”, (ISLPED'99),ACM,pp. 273-275 (1999).
Intel, “Intel® StrongARM* SA-1110 Microprocessor”,SA-1110 Brief Datasheet,pp. 1-9 (2000).
International Search Report—PCT/US03/20999.
Jain et al., “A 1.2Ghz Alpha Microprocessor with 44.8GB/s Chip Pin Bandwidth”,IEEE,pp. 240-241 (2001).
Kaxiras et al., “Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power”,IEEE,pp. 240-251 (2001).
Kever et al., “A 200MHz RISC Microprocessor with 128kB On-Chip Caches”,IEEE,pp. 410, 411 and 495 (1997).
Kin et al., “The Filter Cache: An Energy Efficient Memory Structure”,IEEE,pp. 184-193 (1997).
Kowalczyk et al., “First-Generation MAJC Dual Processor”,IEEE,pp. 236-237 and 451 (2001).
Kulkarni et al., “Advanced Data Layout Optimization for Multimedia Applications”, IMEC, 8 pps. (undated).
Lam et al., “Limits of Control Flow on Parallelism”,ACM,pp. 46-57 (1992).
Larsen et al., “Exploiting Superword Level Parallelism With Multimedia Instruction Sets”, (PLDI'00),ACM,pp. 145-156 (2000).
Lee et al., “Region-Based Caching: An Energy-Delay Efficient Memory Architecture for Embedded Processors.” (CASES '00)ACM,pp. 120-127 (2000).
Lee et al., “MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems”, UCLA, pp. 330-335 (Undated).
Leenstra et al., “A 1.8 GHz Instruction Buffer”,IEEE,pp. 314-315 and 459 (2001).
Manne et al., “Pipeline Gating: Speculation Control For Energy Reduction”,IEEE,pp. 132-141 (1998).
Marculescu, D., “Profile-Driven Code Execution for Low Power Dissipation”, (ISPLED'00)ACM,pp. 253-255 (2000).
Maro et al., “Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors, Workshop on Power-Aware Computer Systems”, (PACs '00/LNCS 2008)ACM,pp. 97-111 (2001).
Memik et al., “A Selective Hardware/Compiler Approach for Improving Cache Locality”, Cente
Bluerisc Inc.
Fish & Richardson P.C.
Nguyen Hiep T.
LandOfFree
Statically speculative memory accessing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Statically speculative memory accessing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Statically speculative memory accessing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3502775