System and method for register renaming

Details System and method for register renaming System and method for register renaming

2005-11-29

2005-11-29

Treat, William M. (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Scoreboarding, reservation station, or aliasing

Reexamination Certificate

active

06970995

ABSTRACT:
A system and method for performing register renaming of source registers in a processor having a variable advance instruction window for storing a group of instructions to be executed by the processor, wherein a new instruction is added to the variable advance instruction window when a location becomes available. A tag is assigned to each instruction in the variable advance instruction window. The tag of each instruction to leave the window is assigned to the next new instruction to be added to it. The results of instructions executed by the processor are stored in a temp buffer according to their corresponding tags to avoid output and anti-dependencies. The temp buffer therefore permits the processor to execute instructions out of order and in parallel. Data dependency checks for input dependencies are performed only for each new instruction added to the variable advance instruction window and register renaming is performed to avoid input dependencies.

REFERENCES:
patent: 4626989 (1986-12-01), Torii
patent: 4675806 (1987-06-01), Uchida
patent: 4722049 (1988-01-01), Lahti
patent: 4807115 (1989-02-01), Torng
patent: 4901233 (1990-02-01), Liptay
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5142633 (1992-08-01), Murray et al.
patent: 5167026 (1992-11-01), Murray et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5251306 (1993-10-01), Tran
patent: 5255384 (1993-10-01), Sachs et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5278963 (1994-01-01), Hattersley et al.
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5345569 (1994-09-01), Tran
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5371684 (1994-12-01), Iadonato et al.
patent: 5398330 (1995-03-01), Johnson
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5448705 (1995-09-01), Nguyen et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5497499 (1996-03-01), Garg et al.
patent: 5524225 (1996-06-01), Kranich
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5590295 (1996-12-01), Deosaran et al.
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5606676 (1997-02-01), Grochowski et al.
patent: 5619668 (1997-04-01), Zaidi
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5737624 (1998-04-01), Garg et al.
patent: 5768575 (1998-06-01), McFarland et al.
patent: 5778210 (1998-07-01), Henstrom et al.
patent: 5797025 (1998-08-01), Popescu et al.
patent: 5809276 (1998-09-01), Deosaran et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5832293 (1998-11-01), Popescu et al.
patent: 6138231 (2000-10-01), Deosaran et al.
patent: 6272617 (2001-08-01), Deosaran et al.
patent: 6408375 (2002-06-01), Deosaran et al.
patent: 2002/0083300 (2002-06-01), Deosaran et al.
patent: 0 378 195 (1990-07-01), None
patent: 0 378 195 (1990-07-01), None
patent: 0 515 166 (1992-11-01), None
patent: 0 533 337 (1993-03-01), None
patent: WO 88/09035 (1988-11-01), None
patent: WO 91/20031 (1991-12-01), None
Acosta, R. D. et al., “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors,”IEEE Transactions On Computers, IEEE, vol. C-35, No. 9, pp. 815-828 (Sep. 1986).
Agerwala, T. and Cocke, J., “High Performance Reduced Instruction Set Processors,” IBM Research Division, pp. 1-61 (Mar. 31, 1987).
Aiken, A. and Nicolau, A., “Perfect Pipelining: A New Loop Parallelization Technique,”Proceedings of the 1988 ESOP, Springer-Verlag, pp. 221-235 (1988).
Charlesworth, A.E., “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family,”Computer, IEEE, vol. 14, pp. 18-27 (Sep. 1981).
Colwell, R.P. et al., “A VLIW Architecture for a Trace Scheduling Compiler,”Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, pp. 180-192 (Oct. 1987).
Dwyer, H,A Multiple, Out-of-Order Instruction Issuing System for Superscalar Processors, UMI, pp. 1-249 (Aug. 1991).
Foster, C.C. and Riseman, E.M., “Percolation of Code to Enhance Parallel Dispatching and Execution,”IEEE Transactions On Computers, IEEE, pp. 1411-1415 (Dec. 1971).
Goodman, J.R. and Hsu, W., “Code Scheduling and Register Allocation in Large Basic Blocks,”International Conference on Supercomputing, ACM, pp. 442-452 (1988).
Gross, T.R. and Hennessy, J.L., “Optimizing Delayed Branches,”Proceedings of the 5th Annual Workshop on Microprogramming, IEEE, pp. 114-120 (Oct. 5-7, 1982).
Groves, R.D. and Oehler, R., “An IBM Second Generation RISC Processor Architecture,”Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors, IEEE, pp. 134-137 (Oct. 1989).
Horst, R.W. et al., “Multiple Instruction Issue in the NonStop Cyclone Processor,”Proceedings of the 17th Annual International Symposium on Computer Architecture, IEEE, pp. 216-226 (1990).
Hwu, W-M. W. and Patt, Y.N., “Checkpoint Repair for High-Performance Out-of-Order Execution Machines,”IEEE Trans. On Computers, IEEE, vol. C-36, No. 12, pp. 1496-1514 (Dec. 1987).
Hwu, W-M. W. and Chang, P.P., “Exploiting Parallel Microprocessor Microarchitectures with a Compiler Code Generator,”Proceedings of the 15th Annual Symposium on Computer Architecture, IEEE, pp. 45-53 (Jun. 1988).
Hwu, W-M. and Patt, Y.N., “HPSm, a High Peformance Restricted Data Flow Architecture Having Minimal Functionality,”Proceedings from ISCA-13, IEEE, pp. 297-306 (Jun. 2-5, 1986).
IBM Journal of Research and Development, IBM, vol. 34, No. 1, pp. 1-70 (Jan. 1990).
Johnson, M.Superscalar Microprocessor Design, Prentice-Hall, Entire book submitted (1991).
Johnson, W. M.,Super-Scalar Processor Design, (Dissertation), 134 pages (1989).
Jouppi, N.P. and Wall, D.W., “Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines,”Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, pp. 272-282 (Apr. 1989).
Jouppi, N.P., “Integration and Packaging Plateaus of Processor Performance,”International Conference of Computer Design, IEEE, pp. 229-232 (Oct. 1989).
Jouppi, N.P., “The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance,”IEEE Transactions on Computers, IEEE, vol. 38, No. 12, pp. 1645-1658 (Dec. 1989).
Keller, R.M., “Look-Ahead Processors,”Computing Surveys, ACM, vol. 7, No. 4, pp. 177-195 (Dec. 1975).
Lam, M.S., “Instruction Scheduling For Superscalar Architectures,”Annu. Rev. Comput. Sci., Annual Reviews, vol. 4, pp. 173-201 (1990).
Lightner, B.D. and Hill, G., “The Metaflow Lightning Chipset”,Compcon Spring 91, IEEE, pp. 13-18 (Feb. 25-Mar. 1, 1991).
Murakami, K. et al., “SIMP (Single Instruction stream/Multiple instruction Pipelining): A Novel High-Speed Single-Processor Architecture,”Proc. 16th Int. Symp. on Computer Architecture, ACM, pp. 78-85 (Jun. 1989).
Patt, Y.N. et al., “Critical Issues Regarding HPS, A High Performance Microarchit cture”,Proceedings of 18thAnnual Workshop on Microprogramming, IEEE, pp. 109-116 (Dec. 3-6, 1985).
Patt, Y.N. et al., “HPS, A New Microarchitecture: Rationale and Introduction”,The 18thAnnual Workshop on Microprogramming, Pacific Grove, CA, Dec. 3-6, 1985, IEEE Computer Society Order No. 653, pp. 103-108.
Patterson, D.A. and Hennessy, J.L.,Computer Architecture: A Quantitative Approac

Affiliated with

Also associated with

Rating

System and method for register renaming does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for register renaming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for register renaming will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3500290