Method of updating a semiconductor design

Details Method of updating a semiconductor design Method of updating a semiconductor design

2005-11-08

2005-11-08

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C703S021000

Reexamination Certificate

active

06964026

ABSTRACT:
A microprocessor, method and signal-bearing medium for storing a program for executing the method, includes a microcode unit for outputting control signals, for each of a plurality of instructions, required by the microprocessor for executing the instructions. The microcode unit includes an instruction address input for receiving an instruction address, a control variable input for receiving a control variable corresponding to a current state of the microprocessor, a control signal input for receiving all of the control signals output by the microcode unit for an immediately preceding instruction, and a plurality of embedded logic circuits each dedicated for evaluating one unique type of instruction received by the microcode unit.

REFERENCES:
patent: 3700873 (1972-10-01), Yhap
patent: 3918030 (1975-11-01), Walker
patent: 4145736 (1979-03-01), Yamada et al.
patent: 4251862 (1981-02-01), Murayama
patent: 4472772 (1984-09-01), Flora
patent: 4484268 (1984-11-01), Thoma et al.
patent: 4594661 (1986-06-01), Moore et al.
patent: 4641348 (1987-02-01), Neuder et al.
patent: 4660171 (1987-04-01), Moore et al.
patent: 4685080 (1987-08-01), Rhodes, Jr. et al.
patent: 4713750 (1987-12-01), Damouny et al.
patent: 4763246 (1988-08-01), Holt et al.
patent: 4887203 (1989-12-01), MacGregor et al.
patent: 5046040 (1991-09-01), Miyoshi
patent: 5084824 (1992-01-01), Lam et al.
patent: 5093775 (1992-03-01), Grundmann et al.
patent: 5101344 (1992-03-01), Bonet et al.
patent: 5185868 (1993-02-01), Tran
patent: 5249273 (1993-09-01), Yoshitake et al.
patent: 5276824 (1994-01-01), Skruhak et al.
patent: 5299321 (1994-03-01), Iizuka
patent: 5371864 (1994-12-01), Chuang
patent: 5412785 (1995-05-01), Skruhak et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5455938 (1995-10-01), Ahmed
patent: 5465216 (1995-11-01), Rotem et al.
patent: 5475824 (1995-12-01), Grochowski et al.
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5515302 (1996-05-01), Horr et al.
patent: 5517432 (1996-05-01), Chandra et al.
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5568442 (1996-10-01), Kowalczyk et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5581742 (1996-12-01), Lin et al.
patent: 5598348 (1997-01-01), Rusu et al.
patent: 5615357 (1997-03-01), Ball
patent: 5650938 (1997-07-01), Bootehsaz et al.
patent: 5680332 (1997-10-01), Raimi et al.
patent: 5732255 (1998-03-01), Verbauwhede
patent: 5790874 (1998-08-01), Takano et al.
patent: 5862148 (1999-01-01), Typaldos et al.
patent: 5867644 (1999-02-01), Ranson et al.
patent: 6237101 (2001-05-01), Moore et al.
patent: 6397170 (2002-05-01), Dean et al.
patent: 2001/0009028 (2001-07-01), Moore et al.
patent: 2001/0010082 (2001-07-01), Moore et al.
patent: 2002/0013912 (2002-01-01), Lin
patent: 2003/0070013 (2003-04-01), Hansson
C-L. Su et al., Low Power Architecture Design and Compilation Techniques for High-Performance Processors, Compcon Sprin '94, Digest of Papers, pp. 489-498, Feb. 1994.
C.L. Su et al., Saving Power in the Control Path of Embedded Processors, IEEE Design & Test of Comupters, pp. 24-31, Winter 1994.
Computer Organization and Design- The Hardware/Software Interface; John L. Hennessy and David A. Patterson; Morgan Kaufman Publishers; Second Edition; 1998; pp. B-11 to B-13.
Computer Architecture-A Quantitative Approach; John L. Hennessy and David A. Patterson; Morgan Kaufman Publishers; Fourth Printing; 1990; pp. 205-206.
J. Patrick Brennan, et al. “Low Power Methodology and Design Techniques for Processor Design”, 1998, pp. 268-273.
Su et al., “Low Power Architecture Design and Compilation Techniques for High-Performance Processors”, IEEE, 1994, pp. 489-498.
Su et al., “Saving Power in the control Path of Embedded Processors”, IEEE Design & Test of Computers, 1994, pp. 24-30.

Affiliated with

Also associated with

Rating

Method of updating a semiconductor design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of updating a semiconductor design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of updating a semiconductor design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3481416