Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-10-25
2005-10-25
Auve, Glenn A. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S305000, C713S501000
Reexamination Certificate
active
06959357
ABSTRACT:
Bus-connected circuits are made to operate stably and at high speed. A cache memory for high-speed access and a DRAM for low-speed access are connected to a CPU by an address bus, control bus and data transfer bus. A switch is provided in the bus at a point between the cache memory and DRAM and the switch is opened at the time of high-speed access. Since bus length is essentially shortened at such time, the cache memory can be accessed stably at high speed. When the DRAM is accessed, the switch is closed.
REFERENCES:
patent: 3594656 (1971-07-01), Tsukamoto
patent: 4476527 (1984-10-01), Clayton, IV
patent: 4922409 (1990-05-01), Schoellkopf et al.
patent: 5263172 (1993-11-01), Olnowich
patent: 5481679 (1996-01-01), Higaki et al.
patent: 5491814 (1996-02-01), Yee et al.
patent: 5577215 (1996-11-01), Lee et al.
patent: 5862359 (1999-01-01), Nozuyama
patent: 6061754 (2000-05-01), Cepulis et al.
patent: 6134621 (2000-10-01), Kelley et al.
patent: 6141717 (2000-10-01), Yamanoi et al.
patent: 6161189 (2000-12-01), Arimilli et al.
patent: 6237057 (2001-05-01), Neal et al.
patent: 6255882 (2001-07-01), Hirai
patent: 6295568 (2001-09-01), Kelley et al.
patent: 6425041 (2002-07-01), Klein
patent: 6425088 (2002-07-01), Yasukawa et al.
patent: 6487620 (2002-11-01), Grosshog et al.
patent: 6516362 (2003-02-01), Magro et al.
patent: 6519669 (2003-02-01), Yanagisawa
patent: 6535946 (2003-03-01), Bryant et al.
patent: 6560240 (2003-05-01), Borland et al.
patent: 6662260 (2003-12-01), Wertheim et al.
patent: 63037453 (1988-02-01), None
patent: 04308957 (1992-10-01), None
patent: 05094226 (1993-04-01), None
patent: 2000020459 (2000-01-01), None
Auve Glenn A.
Birch & Stewart Kolasch & Birch, LLP
Fuji Photo Film Co. , Ltd.
Lee Christopher E.
LandOfFree
Integrated circuit and method of controlling same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit and method of controlling same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and method of controlling same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3477976