Block based design methodology with programmable components

Details Block based design methodology with programmable components Block based design methodology with programmable components

2005-11-22

2005-11-22

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

06968514

ABSTRACT:
A method for designing a circuit block includes the steps of selecting a plurality of pre-designed circuit blocks to be used to design the circuit system, at least one of said circuit blocks being programmable; collecting data reflecting the experience of the designer regarding the pre-designed circuit blocks, the designer's experience being adaptable to a processing method; accepting or rejecting a design of the circuit system in a manner based on the designer's experience data and acceptable degree of risk; upon acceptance, forming block specifications containing criteria and modified constraints for each of the circuit blocks (FEA); and, upon acceptance, forming block specifications for deploying the circuit blocks on a floor plan of a chip, in compliance with the criteria and modified constraints without changing the selected circuit block and the processing method.

REFERENCES:
patent: 4858175 (1989-08-01), Sato
patent: 5519633 (1996-05-01), Chang et al.
patent: 5553002 (1996-09-01), Dangelo et al.
patent: 5663076 (1997-09-01), Rostoker et al.
patent: 5673199 (1997-09-01), Gentry
patent: 5815405 (1998-09-01), Baxter
patent: 6038381 (2000-03-01), Munch et al.
patent: 6102961 (2000-08-01), Lee et al.
patent: 6175948 (2001-01-01), Miller et al.
patent: 6338158 (2002-01-01), Payne
patent: WO 95/31778 (1995-11-01), None
patent: WO 97/46959 (1997-12-01), None
patent: WO 98/13776 (1998-04-01), None
Madachy, “Knowledge-Based Risk Assessment and Cost Estimation,” IEEE, pp. 172-178, 1994.
Larson et al., “Managing Design Processes: A Risk assessment Approach,” IEEE Trans. on Systems, Man, & Cybernetico, vol. 26, No. 6, pp. 749-759, Nov. 1996.
Jacome et al., “NREC: Risk Assessment and Planning of Complex Designs,” IEEE Design & Test of Computers, pp. 42-49, 1997.
H. Dawid et al., ADPCM Codec: From System Level Description to Versatile HDL Model, IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp. 458-467, Jul. 1997.
A.M. Rincon et al., Core Design and System-on-a-chip Integration, IEEE Design & Test of Computers, pp. 26-35, Oct. 1997.
Merrill Hunt and Jim Rowson, “Blocking in a system on a chip,” IEEE Spectrum, Nov. 1996, pp. 35-41.
Madachy, “Knowledge-Based Risk Assessment and Cost Estimation,” IEEE, pp. 172-178.
Larson, et al., “Managing Design Process: A Risk Assessment Approach,” IEEE Trans. on Systems, Man and Cybernetico, vol. 26, No. 6, pp. 749-759.
Jacome, et al., “NREC: Risk Assessment and Planning of Complex Designs,”IEEE Design&Test of Computers,pp. 42-49.
Abramovici, Miron et al., “Digital Systems Testing and Testable Design”IEEE Press Marketing(Sep. 1994).
Anderson, T.L. et al., “Thoughts on Core Integration and Test,” Proceedings—International Test Conference (1997), p. 1039.
Bauer, M. et al., “Hardware/Software Co-Simulation in a VHDL-based Test Bench Approach,” Proceedings of the Design Automation Conference, US, New York, ACM (1997), 34:774-779.
Glaser, Steve, “IP Fuels A Transformation of Culture, Companies, and Cooperation,” Electronic Design, Jan. 12, 1998, pp. 55-62.
Gupta, R.K. et al., “Introducing Core-Based System Design,” IEEE Design and Test of Computers (1997), 14(4):15-24.
Keating, Michael et al., “Reuse Methodology Manual for System-On-A-Chip Designs”Kluwer Academic Publishers(1998).
Passerone, R. et al., “Automatic Synthesis of Interfaces Between Incompatible Protocols,” Proceedings 1998 Design and Automation Conference (1998), pp. 8-13.
Remaklus, W., “On-Chip Bus Structure for Custom Core Logic Designs,” IEEE (1998), pp. 7-14.
Rincon, A.M. et al., “Core+ASIC Methodology: The Pursuit of System-on-a-Chip,” WESCON/97 Conference Proceedings (1997), pp. 46-54.
Rowson, J.A. et al., “Interface-Based Design,” Proceedings 1997 Design Automation Conference (1997), pp. 9-13.
Sachs, H., “All-Inclusive Approach to System Design Offers Flexibility Over Single On-chip Bus Method,” Computer Design (1995), 37(7): 97-98.
Schütz, M., “How to Efficiently Build VDHL Testbenches,” IEEE (1995) 554-559.
Van De Goor, A.J., “Testing Semiconductor Memories Theory and Practice” Delft University of Technology, The Netherlands, published by John Wiley (1991).
Zorian, Y., “Test Requirements for Embedded Core-based Systems and IEEE P1500,” International Test Conference (1997) 28: 191-198.
“Integrated Set of Design Verification Tools,” IBM Technical Disclosure Bulletin (1995), 38(5): 329-333.
Semiconductor Industry Association “The National Technology Roadmap for Semiconductors” (1997).
Virtual Socket Interface Alliance Architecture Document, Version 1.0 (Mar. 1997).
Virtual Socket Interface Alliance Analog/Mixed-Signal Development Working Group Specification 1 Version 1.0 (AMS 1 1.0) “Analog/Mixed-Signal VSI Extension” (Jun. 15, 1998).
Virtual Socket Interface Alliance Implementation/Verification Development Working Group Specification 1 Version 1.0 (l/V 1 1.0) “Structural Netlist and Hard VC Physical Data Types” (Jun. 15, 1998).
Virtual Socket Interface Alliance On-Chip Bus Development Working Group Specification 1 Version 1.0 (OCB 1 1.0) “On-Chip Bus Attributes” (Aug. 8, 1998).
Merrill Hunt and Jim Rowson, “Blocking in a system on a chip”. IEEE Spectrum, Nov. 1996, pp. 35-41.
Michael Keating and Pierre Bricaud. “Reuse Methodology Manual for System-On-A-Chip Designs”, Kluwer Academic Publishers, 1998, No Page Numbers.
Virtual Socket Interface Alliance Architecture Document. Version 1.0, Mar. 1997, No Page Numbers, Author.
Virtual Socket Interface Alliance. “Analog/Mixed-Signal Development Working Group, Analog/Mixed-Signal VSI Extension Specification”, AMS 1 1.0, 1998, No Page Numbers Author.
Virtual Socket Interface Alliance. “On-Chip Bus Development Working Group, On-Chip Bus Attributes Specification, Version 1.0”, 1998 No Page Numbers, Author.
Virtual Socket Interface Alliance. Implementation/Verification Development Working Group Specification 1, Version 1.0 (l/V1 1.0), “Structural Netlist and Hard VC Physical Data Types”, 1998, No Page Numbers, Author.
“National Technology Roadmap for Semiconductors,” 1997. No Page Numbers, Author.
Steve Glaser, “IP fuels a transformation of culture, companies and cooperation”, Electronic Design, Jan. 12, 1998, pp. 55-62.
“Digital Systems Testing and Testable Design” revised ed, By Miron Abramovici, Melvin A. Breuer, and Arthur Friedman, IEEE Press Marketing, Sep. 1994. No Page Numbers.
A.J. Van de Goor. “Testing Semiconductor Memories: Theory and Practice”. Delft Univ. of Technology, The Netherlands, published by John Wiley, 1991. No Page Numbers.

Affiliated with

Also associated with

Rating

Block based design methodology with programmable components does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Block based design methodology with programmable components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Block based design methodology with programmable components will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3469847