Method and apparatus for maintaining cache coherence in a...

Details Method and apparatus for maintaining cache coherence in a... Method and apparatus for maintaining cache coherence in a...

2005-02-15

2005-02-15

Anderson, Matthew D. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S144000

Reexamination Certificate

active

06857051

ABSTRACT:
The computer system includes a processor having an associated cache to store a data segment in a Read Only state. For one embodiment, a Read Only state may indicate that no other processor of the system has a clean, valid copy of the segment. Before the processor may write to the segment in a Read Only state, however, the processor may first request ownership of the segment. As an alternative to storing the segment in a Read Only state, the segment may be stored in a Modified, Exclusive, Shared, Invalid or any other state.

REFERENCES:
patent: 5130922 (1992-07-01), Liu
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5317716 (1994-05-01), Liu
patent: 5706463 (1998-01-01), Ebrahim et al.
patent: 5752264 (1998-05-01), Blake et al.
patent: 6049851 (2000-04-01), Bryg et al.
patent: 6052760 (2000-04-01), Bauman et al.
patent: 6088758 (2000-07-01), Kaufman et al.
patent: 6438659 (2002-08-01), Bauman et al.

Affiliated with

Also associated with

Rating

Method and apparatus for maintaining cache coherence in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for maintaining cache coherence in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for maintaining cache coherence in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3467097