Methods of forming an electrically conductive line

Details Methods of forming an electrically conductive line Methods of forming an electrically conductive line

2005-12-20

2005-12-20

Blum, David (Department: 2813)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S649000, C438S655000, C438S660000

Reexamination Certificate

active

06977221

ABSTRACT:
The invention includes a method of forming a crystalline phase material which includes providing a stress inducing material within or operatively adjacent a crystalline material of a first crystalline phase and annealing the crystalline material of the first crystalline phase to transform it to a second crystalline phase. The stress inducing material induces compressive stress within the first crystalline phase during the anneal to produce a more dense second crystalline phase. Example compressive stress inducing layers include SiO2and Si3N4, while example stress inducing materials for providing into layers are Ge, W and Co. Example and preferred crystalline phase materials having two phases are refractory metal silicides, such as TiSix. The invention additionally includes incorporating the crystalline phase material into a conductive line.

REFERENCES:
patent: 4337476 (1982-06-01), Fraser et al.
patent: 4378628 (1983-04-01), Levinstein et al.
patent: 4568565 (1986-02-01), Gupta et al.
patent: 4897368 (1990-01-01), Kobushi et al.
patent: 4971655 (1990-11-01), Stefano et al.
patent: 5240739 (1993-08-01), Doan et al.
patent: 5376405 (1994-12-01), Doan et al.
patent: 5470794 (1995-11-01), Anjum et al.
patent: 5593924 (1997-01-01), Apte et al.
patent: 5608266 (1997-03-01), Agnello et al.
patent: 5665646 (1997-09-01), Kitano
patent: 5739573 (1998-04-01), Kawaguchi
patent: 5776822 (1998-07-01), Fujii et al.
patent: 5828131 (1998-10-01), Cabral, Jr. et al.
patent: 5874351 (1999-02-01), Hu et al.
patent: 5997634 (1999-12-01), Sandhu et al.
patent: 6054387 (2000-04-01), Fukuda
patent: 6090708 (2000-07-01), Sandhu et al.
patent: 6376372 (2002-04-01), Paranjpe et al.
patent: 8-139036 (1996-05-01), None
Ilderem, V., et al., “Optimized Deposition Parameters For Low Pressure Chemical Vapor Deposited Titanium Silicide”,Massachusetts Institute of Technology,vol. 135, No. 10, pp. 2590-2596 (Feb. 1988).
Nagabushnam, R.V., et al., “Kinetics And Mechanism Of The C49 to C54 Titanium Disilicide Phase Transformation Formation In Nitrogen Ambient”, 5 Pages (Nov. 1995).
Huang, et al. The Influence of Ge-Implantation on the Electrical Characteristics of the Ultra-Shallow . . . IEEE Electron Device Letters, vol. 17, No. 3, Mar. 1996, pp. 88-90.
Omar, M. Ali, “Elementary Solid State Physics,” © 1975 by addison-Wesley Publishing Company, Inc., pp. 539-542 (6 pages total).
Wolf, et al., “Silicon Processing for the VLSI Era—vol. 1—Process Technology,” ©1986 by Lattice Press, pp. 242,261, 262, 303, & 304 (7 pages total).
Ma et al., “Manipulation of the Ti/Si reaction path by introducing an amorphous Ge interlayer”, 4thinternational conference on Solid-state and Integrated circuit technology Proceedings, 1995, pp. 35-37.

Affiliated with

Also associated with

Rating

Methods of forming an electrically conductive line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming an electrically conductive line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming an electrically conductive line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3466400