Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-05-10
2005-05-10
Niebling, John F. (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S338000, C257S369000
Reexamination Certificate
active
06891233
ABSTRACT:
Methods for forming dual-metal gate CMOS transistors are described. An NMOS and a PMOS active area of a semiconductor substrate are separated by isolation regions. A metal layer is deposited over a gate dielectric layer in each active area. Oxygen ions are implanted into the metal layer in one active area to form an implanted metal layer which is oxidized to form a metal oxide layer. Thereafter, the metal layer and the metal oxide layer are patterned to form a metal gate in one active area and a metal oxide gate in the other active area wherein the active area having the gate with the higher work function is the PMOS active area. Alternatively, both gates may be metal oxide gates wherein the oxide concentrations of the two gates differ. Alternatively, a dummy gate may be formed in each of the active areas and covered with a dielectric layer. The dielectric layer is planarized thereby exposing the dummy gates. The dummy gates are removed leaving gate openings to the semiconductor substrate. A metal layer is deposited over a gate dielectric layer within the gate openings to form metal gates. One or both of the gates are oxygen implanted and oxidized. The PMOS gate has the higher work function.
REFERENCES:
patent: 5266519 (1993-11-01), Iwamoto
patent: 6027961 (2000-02-01), Maiti et al.
patent: 6043157 (2000-03-01), Gardner et al.
patent: 6083836 (2000-07-01), Rodder
patent: 6087231 (2000-07-01), Xiang et al.
patent: 6458695 (2002-10-01), Lin et al.
U.S. Appl. No. CS-00-115, 09/981,415, filed on Oct. 18, 2001, same assigneee, now issued US 6,475,908, date of Patent Nov. 5, 2002.
Chooi Simon
Lin Wenhe
Pey Kin Leong
Zhou Mei-Sheng
Chartered Semiconductor Manufacturing Ltd.
Lindsay Jr. Walter L.
Niebling John F.
Pike Rosemary L. S.
Saile George O.
LandOfFree
Methods to form dual metal gates by incorporating metals and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods to form dual metal gates by incorporating metals and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods to form dual metal gates by incorporating metals and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3440658