Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2005-09-13
2005-09-13
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
Reexamination Certificate
active
06943067
ABSTRACT:
The present invention describes a process for three-dimensional integration of semiconductor devices and a resulting device. The process combines low temperature wafer bonding methods with backside/substrate contact processing methods, preferably with silicon on insulator devices. The present invention utilizes, in an inventive fashion, low temperature bonding processes used for bonded silicon on insulator (SOI) wafer technology. This low temperature bonding technology is adopted for stacking several silicon layers on top of each other and building active transistors and other circuit elements in each one. The back-side/substrate contact processing methods allow the interconnection of the bonded SOI layers.
REFERENCES:
patent: 4489478 (1984-12-01), Sakurai
patent: 5128732 (1992-07-01), Sugahara et al.
patent: 5324980 (1994-06-01), Kusunoki
patent: 5563084 (1996-10-01), Ramm et al.
patent: 6075268 (2000-06-01), Gardner et al.
patent: 6420730 (2002-07-01), Gardner et al.
patent: 3586732 (1993-04-01), None
patent: 4427516 (1996-02-01), None
patent: 19543540 (1996-11-01), None
patent: 19849586 (2000-05-01), None
patent: 0 374 971 (1990-06-01), None
patent: 0 703 619 (1996-03-01), None
patent: WO93/16491 (1993-08-01), None
Patent Abstracts of Japan, Publication No. 2001326326 (Nov. 22, 2001).
Patent Abstracts of Japan, Publication No. 2001237370 (Aug. 31, 2001).
Patent Abstracts of Japan, Publication No. 2001160612 (Jun. 12, 2001).
Keyes, “Fundamental Limits in Digital Information Processing,”Proceedings of the IEEE,69:267-78, 1981.
Advanced Micro Devices , Inc.
Hoang Quoc
Williams Morgan & Amerson P.C.
LandOfFree
Three-dimensional integrated semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Three-dimensional integrated semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three-dimensional integrated semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3438476