Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-04-12
2005-04-12
Wamsley, Patrick (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C716S030000
Reexamination Certificate
active
06879184
ABSTRACT:
Multiple product terms (PTs) are combined with a multiple-input look-up table (LUT) to form a LUT-based Boolean term (LBT) that generates a Boolean output. Multiple LBTs are combined with one or more sum terms to form an enhanced generic logic block (EGLB) that can be programmed to operate, e.g., as a sum-of-products structure, where the EGLB structure can be repeated within a programmable logic device (PLD). Different multi-bit Boolean functions can be implemented in a single pass through each EGLB, with fewer resources then prior art structures. Multiple LBTs can be combined with other logic to form combined LBTs (CLBTs). This invention can provide improved Boolean function packing density compared to existing PLD architectures and/or shorter delays for a comparable packing density.
REFERENCES:
patent: 6275064 (2001-08-01), Agrawal et al.
patent: 6326808 (2001-12-01), Fisk et al.
patent: 6480023 (2002-11-01), Kaviani
patent: 6603332 (2003-08-01), Kaviani et al.
patent: 6747480 (2004-06-01), Kaptanoglu et al.
patent: 6754686 (2004-06-01), Kaviani
patent: 6798240 (2004-09-01), Pedersen
Lattice Semiconductor Corporation
Mendelsohn Steve
Wamsley Patrick
LandOfFree
Programmable logic device architecture based on arrays of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic device architecture based on arrays of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device architecture based on arrays of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3431083