Method and apparatus for transferring data between a slower...

Details Method and apparatus for transferring data between a slower... Method and apparatus for transferring data between a slower...

2005-07-19

2005-07-19

Browne, Lynne H. (Department: 2116)

Electrical computers and digital processing systems: support

Clock control of data processing system, component, or data...

C713S400000

Reexamination Certificate

active

06920578

ABSTRACT:
A method and apparatus is provided for ensuring the integrity of data being transferred between two clock domains. Data is transferred on every clock signal from a faster clock domain to a slower clock domain. Data is collected by the data capture unit in two or more banks of registers for transfer to the second clock domain. The data collected has a first data size and is stacked with additional data of the first data size to generate data having a second data size. When two banks of registers are used, one bank of registers is being filled while the other bank of registers is passing data to the second clock domain. These two banks of registers provide two data paths to the synchronization logic for the second clock domain. This is especially advantageous when the limit of available bandwidth has been reached by one of the clock domains.

REFERENCES:
patent: 5163132 (1992-11-01), DuLac et al.
patent: 5905766 (1999-05-01), Nguyen
patent: 6640275 (2003-10-01), Kincaid

Affiliated with

Also associated with

Rating

Method and apparatus for transferring data between a slower... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for transferring data between a slower..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for transferring data between a slower... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3424354