Method and apparatus having dynamically scalable clock...

Details Method and apparatus having dynamically scalable clock... Method and apparatus having dynamically scalable clock...

2005-09-20

2005-09-20

Vo, Tim (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S105000, C713S501000

Reexamination Certificate

active

06948017

ABSTRACT:
In one form, a method for communicating among subsystems coupled to a bus of a computer system on an integrated circuitry chip includes operating subsystems at independent clock frequencies when the subsystems are not communicating with one another on the bus. Selected pairs of the subsystems are operated at a shared clock frequency by selectively varying frequencies of clock signals to the subsystems, so that communication can occur at the shared clock frequency on the bus between the selected subsystems, but at different clock frequencies for respective different pairings of the subsystems, and so that the subsystems can operate at independent clock frequencies when not communicating with other ones of the subsystems. Communication among the subsystems is by a bus-based protocol, according to which when a subsystem is granted access to the bus the subsystem has exclusive use of the bus.

REFERENCES:
patent: 5727171 (1998-03-01), Iachetta, Jr.
patent: 5809291 (1998-09-01), Munoz-Bustamante et al.
patent: 5916311 (1999-06-01), Kakiage
patent: 5978869 (1999-11-01), Guthrie et al.
patent: 5987540 (1999-11-01), Hashiguchi
patent: 6256320 (2001-07-01), Tang et al.
patent: 6510473 (2003-01-01), Voit
patent: 6600669 (2003-07-01), Trzynadlowski et al.
patent: 6636912 (2003-10-01), Ajanovic et al.
patent: 6789207 (2004-09-01), Maejima
patent: 2003/0163775 (2003-08-01), Reese
PCI Local Bus Specification, Revision 2.2, Dec. 18, 1998, pp. 8, 126, 127, 226, 227.
“The CoreConnect Bus Architecture”, IBM white paper published at http://www-3.ibm.com/chips/products/coreconnect/.

Affiliated with

Also associated with

Rating

Method and apparatus having dynamically scalable clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus having dynamically scalable clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus having dynamically scalable clock... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3424102