Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-07-05
2005-07-05
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06915500
ABSTRACT:
The present invention introduces several methods for implementing arbitrary angle wiring layers for integrated circuit manufacture with simulated Euclidean wiring. Entire routing layers may be implemented with arbitrary angle preferred wiring using simulated Euclidean wiring. In a first embodiment, the arbitrary angle wiring layers are created by routing arbitrary angle wires created from a selected ratio alternating segments of horizontal interconnect wire segments and vertical interconnect wire segments. In another embodiment, the arbitrary angle wiring layers are created by routing arbitrary angle wires created from a selected ratio alternating segments of horizontal interconnect wire segments and diagonal interconnect wire segments.
REFERENCES:
patent: 4782193 (1988-11-01), Linsker
patent: 4855253 (1989-08-01), Weber
patent: 5541005 (1996-07-01), Bezama et al.
patent: 5635736 (1997-06-01), Funaki et al.
patent: 5637920 (1997-06-01), Loo
patent: 5640327 (1997-06-01), Ting
patent: 5646830 (1997-07-01), Nagano
patent: 5650653 (1997-07-01), Rostoker et al.
patent: 5689433 (1997-11-01), Edwards
patent: 5723908 (1998-03-01), Fuchida et al.
patent: 5784289 (1998-07-01), Wang
patent: 5801385 (1998-09-01), Endo et al.
patent: 5811863 (1998-09-01), Rostoker et al.
patent: 5822214 (1998-10-01), Rostoker et al.
patent: 5880969 (1999-03-01), Hama et al.
patent: 5889329 (1999-03-01), Rostoker et al.
patent: 5980093 (1999-11-01), Jones et al.
patent: 6111756 (2000-08-01), Moresco
patent: 6150193 (2000-11-01), Glenn
patent: 6260183 (2001-07-01), Raspopovic et al.
patent: 6262487 (2001-07-01), Igarashi et al.
patent: 6263475 (2001-07-01), Toyonaga et al.
patent: 6301686 (2001-10-01), Kikuchi et al.
patent: 6307256 (2001-10-01), Chiang et al.
patent: 6316838 (2001-11-01), Ozawa et al.
patent: 6324674 (2001-11-01), Andreev et al.
patent: 6412097 (2002-06-01), Kikuchi et al.
patent: 6448591 (2002-09-01), Juengling
patent: 6516455 (2003-02-01), Teig et al.
patent: 6645842 (2003-11-01), Igarashi et al.
patent: 2001/0009031 (2001-07-01), Nitta et al.
patent: 2002/0069397 (2002-06-01), Teig et al.
patent: 2003/0025205 (2003-02-01), Shively
patent: 04-000677 (1992-01-01), None
patent: 2000-082743 (2000-03-01), None
NN71091316, “Use of relatively diagonal ans rectangular wiring planes in multilayer packages”, Sep. 1971, IBM Technical Disclosure Bulletin, vol. No.: 14, Issue No.: 4, pp. 1316-1317.
Royle et al. “Geometrical compaction in one dimension for channel routing”, Oct. 1987, 24th ACM/IEEE conference proceedings on Design automation cinference.
Paul et al., “An efficient sequential quadratic programming formulation of optimal wire spacing for cross-talk noise avoidance routing”, Apr. 1999, Proceedings of the 1999 international symposium on Physical design.
Chen et al., Optimal Algorithms for Bubble Sort Based Non-Manhattan Channel Routing, May 1994, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions vol.: 13 Issues, pp. 603-609.
Chen, H. et al., Physical Planning of On-Chip Interconnect Architectures, 2002, IEEE, International Conference, pp. 30-35.
Cong J. et al., DUNE—A Multilayer Gridless Routing System, May 2001, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 20, iss. 5, pp. 633-647.
Dion J. et al., Contour: A Tile-based Gridless Router, Mar. 1995, Digital Western Research Laboratory, research Report 95/3, pp. 1-22.
Merriam-Webster's Collegiate Dictionary, 10thedition, Merriam-Webster Incorporated, p. 606.
Schiele, W. et al., A Gridless Router for Industrial Design Rule, 27thACM-IEEE Design Automation Conference, pp. 626-631, 1990.
Tseng H. et al., A Gridless Multilayer Router for Standard Cell Circuits Using CTM Cells, Oct. 1999, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 18, iss. 10, pp. 1462-1479.
Caldwell Andrew
Teig Steven
Cadence Design Systems Inc.
Garbowski Leigh M.
Rossoshek Helen
Stattler Johansen & Adeli LLP
LandOfFree
Method and arrangement for layout and manufacture of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and arrangement for layout and manufacture of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and arrangement for layout and manufacture of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3421295