Electronic digital logic circuitry – Signal sensitivity or transmission integrity
Reexamination Certificate
2005-07-12
2005-07-12
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
C326S030000, C326S032000, C326S083000
Reexamination Certificate
active
06917217
ABSTRACT:
There is provided an apparatus for generating an input signal for a cable that is mismatched on an output side. The apparatus has a line driver for connecting to an input of the cable via a resistor. The line driver includes a controller that, depending on a data input signal, is for triggering (a) a first switch to apply a supply voltage at an input of the resistor, (b) a second switch to apply a reference potential at the input of the resistor, and (c) a third switch to apply an auxiliary voltage at the input of the cable, all of them at predeterminable points in time, in order to minimize power dissipation in the resistor.
REFERENCES:
patent: 4760292 (1988-07-01), Bach
patent: 5686872 (1997-11-01), Fried et al.
patent: 5760601 (1998-06-01), Frankeny
patent: 5898326 (1999-04-01), Okayasu
patent: 6051989 (2000-04-01), Walck
patent: 6265893 (2001-07-01), Bates
patent: 6677778 (2004-01-01), Lindsay et al.
patent: WO 00/57570 (2000-09-01), None
Article: “Low-Noise, High Speed Data Transmission Using a Ringing-Canceling Output Buffer”, IEEE Journal of Solid-State Circuits, vol. 30, No. 12, Dec. 1995.
IC-Haus GmbH
Ohlandt Greeley Ruggiero & Perle L.L.P.
Tan Vibol
LandOfFree
Device for preparing an input signal for a line which is... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for preparing an input signal for a line which is..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for preparing an input signal for a line which is... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3419203