Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-05-17
2005-05-17
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06895570
ABSTRACT:
An embodiment of this invention pertains to a wire that interconnects multiple function blocks within a programmable logic device (“PLD”). An electrically optimum physical length is determined for the wire. A wire having the electrically optimum physical length transmits a signal down the wire as fast as possible. Some of the wires used in the PLD have a physical length substantially the same as the electrically optimum physical length or an adjustment of the electrically optimum physical length to account for non-electrical considerations. The physical length, as used herein, is the measured length of the wire. A logical length of the wire, as used herein, is the number of function blocks that the wire spans. Given that the function blocks have a different height and width, the logical length of the wire varies depending on the orientation of the wire.A routing architecture is an array that includes rows and columns of function blocks. The columns of the array are connected with horizontal lines (“H-line”) and the rows of the array are connected with vertical lines (“V-line). The types of H-lines include a H4 line that spans four function blocks, a H8 line that spans eight function blocks, and a H24 line that spans twenty-four function blocks. The types of V-lines include a V4 line that spans four function blocks, a V8 line that spans eight function blocks, and a V16 line that spans sixteen function blocks.
REFERENCES:
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5243238 (1993-09-01), Kean
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5371422 (1994-12-01), Patel et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5485103 (1996-01-01), Pederson et al.
patent: 5490074 (1996-02-01), Agrawal et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5592106 (1997-01-01), Leong et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5701091 (1997-12-01), Kean
patent: 5705939 (1998-01-01), McClintock et al.
patent: 5818730 (1998-10-01), Young
patent: 5847579 (1998-12-01), Trimberger
patent: 5880598 (1999-03-01), Duong
patent: 5907248 (1999-05-01), Bauer et al.
patent: 5909126 (1999-06-01), Cliff et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 5942913 (1999-08-01), Young et al.
patent: 6069490 (2000-05-01), Ochotta et al.
patent: 6084429 (2000-07-01), Trimberger
patent: 6107824 (2000-08-01), Reddy et al.
patent: 6204690 (2001-03-01), Young et al.
patent: 6278291 (2001-08-01), McClintock et al.
patent: 6292018 (2001-09-01), Kean
patent: 6300794 (2001-10-01), Reddy et al.
Kluwer Academic Publishers, Vaughn Betz, Jonathan Rose, Alexander Marquardt,Architecture and CAD for Deep-Submicron FPGAs, Chapter 2.1 (pp. 11-18), Chapter 4 (pp. 63-103), Capter 5 (pp. 105-126), and Chapter 7 (pp. 151-190), (Mar. 1999).
Betz Vaughn
Chan Michael
Cliff Richard
Lane Christopher F.
Lee Andy L.
Altera Corporation
Malsawma Lex H.
Morrison & Foerster / LLP
LandOfFree
System and method for optimizing routing lines in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for optimizing routing lines in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for optimizing routing lines in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3418981