Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-04-19
2005-04-19
Lane, Jack A. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S134000, C709S213000, C709S216000
Reexamination Certificate
active
06883068
ABSTRACT:
Methods and systems are provided for processing a cache. A candidate object is identified for updating. A fresh object corresponding to the candidate object is obtained if it is determined that a newer version of the candidate object is available. A destination buffer is selected from a group of primary and non-primary buffers based on an amount of available space in a primary buffer. The fresh object is stored in the destination buffer.
REFERENCES:
patent: 6098096 (2000-08-01), Tsirigotis et al.
patent: 6598119 (2003-07-01), Becker et al.
patent: 6754800 (2004-06-01), Wong et al.
patent: 20020016911 (2002-02-01), Chawla et al.
patent: 20020184441 (2002-12-01), Wong et al.
patent: 20030093645 (2003-05-01), Wong et al.
patent: 20040111443 (2004-06-01), Wong et al.
Chawla Rajeev
Radia Sanjay R.
Tsirigotis Panagiotis
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Lane Jack A.
Sun Microsystems Inc.
LandOfFree
Methods and apparatus for implementing a chche replacement... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for implementing a chche replacement..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for implementing a chche replacement... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3418419