Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2005-04-19
2005-04-19
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S234000
Reexamination Certificate
active
06883090
ABSTRACT:
A first tag is assigned to a branch instruction. Dependent on the type of branch instruction, a second tag is assigned to an instruction in the branch delay slot of the branch instruction. If the branch is mispredicted, the first tag is broadcast to pipeline stages that may have speculative instructions, and the first tag is compared to tags in the pipeline stages to determine which instructions to cancel. The assignment of tags for a fetch group of concurrently fetched instructions may be performed in parallel. A plurality of branch sequence numbers may be generated, and one of the plurality may be selected for each instruction responsive to the cumulative number of branch instructions preceding that instruction within the fetch group. The selection may be further responsive to whether or not the instruction is in a conditional delay slot.
REFERENCES:
patent: 5887161 (1999-03-01), Cheong et al.
patent: 6032244 (2000-02-01), Moudgill
patent: 6260138 (2001-07-01), Harris
patent: 6289442 (2001-09-01), Asato
patent: 6725365 (2004-04-01), Cofler et al.
Heinrich, “MIPS R4000 Microprocessor User's Manual” 2ndEdition. ©1994. p. 41.*
Klauser et al. “Selective Eager Execution on the PolyPath Architecture”. ©1998. pp. 1-10.*
Halfhill. “Beyond Pentium II”. ©Dec. 1997. pp. 108 http://www.byte.com/art/9712/sec5/art1.htm.*
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stephanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, Letter from Anu Sundaresan, May 18, 2000, 1 page.
Gerry Kane and Joe Heinrich, “MIPS RISC Architecture,” MIPS Technologies, Inc., 1992, pp. 1-12 to 1-14, 3-19 to 3-21, A-7, A-15 to A-38, A-50 to A-53, and C-6 to C-7.
Broadcom Corporation
Chan Eddie
Garlick Harrison & Markison LLP
Li Aimee J.
LandOfFree
Method for cancelling conditional delay slot instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for cancelling conditional delay slot instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for cancelling conditional delay slot instructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3403082