Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2005-01-25
2005-01-25
Sarkar, Asok Kumar (Department: 2829)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
Reexamination Certificate
active
06846707
ABSTRACT:
A method for forming a self-aligned low temperature polysilicon thin film transistor (LTPS TFT). First, active layers of a N type LTPS TFT (NLTPS TFT) and a P type LTPS TFT (PLTPS TFT) are formed on a substrate, and a gate insulating (GI) layer is formed on the substrate. Then, a source electrode, a drain electrode, and lightly doped drains (LDD) of the NLTPS TFT are formed. Further, gate electrodes of the NLTPS TFT and the PLTPS TFT are formed on the gate insulating layer. Finally, the gate electrode of the PLTPS TFT is utilized to form a source electrode and a drain electrode in the active layer of the PLTPS TFT.
REFERENCES:
patent: 5210050 (1993-05-01), Yamazaki et al.
patent: 5702988 (1997-12-01), Liang
patent: 6632709 (2003-10-01), Ayres et al.
AU Optronics Corp.
Hsu Winston
Sarkar Asok Kumar
LandOfFree
Method for forming a self-aligned LTPS TFT does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a self-aligned LTPS TFT, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a self-aligned LTPS TFT will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3400280