Methods and arrangements for enhancing domino logic

Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S095000

Reexamination Certificate

active

06876232

ABSTRACT:
Methods and arrangements for enhancing domino logic are disclosed. Embodiments include a keeper circuit to pull up a domino node in response an output of an output circuit when the domino node is at a high voltage and to stop pulling up the domino node before the output changes to a first logical output. Further embodiments include an accelerator circuit to pull down the domino node when the keeper circuit stops pulling up the domino node. The domino node may couple with a pre-charge circuit and be pre-charged to a high voltage during a first portion of a clock cycle. The domino node may also couple with a logic input circuit to pull down the domino node during a second portion of the clock cycle, causing the output circuit to change the output from low to high in response to logic signals.

REFERENCES:
patent: 6404235 (2002-06-01), Nowka et al.
patent: 6707318 (2004-03-01), Kumar et al.
patent: 6791365 (2004-09-01), Bosshart
Anis, M.H. et. al, “Energy-Efficient noise-Tolerant Dynamic Styles for Scaled-Down CMOS and MTCMOS Technologies”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Apr. 2002, pp. 71-78, v. 10, n. 2, IEEE, United States (Publisher Item Id. S 1063-8210(02)00485-7).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and arrangements for enhancing domino logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and arrangements for enhancing domino logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and arrangements for enhancing domino logic will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3398709

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.