Electrical computers and digital data processing systems: input/ – Intrasystem connection
Reexamination Certificate
2005-07-19
2005-07-19
Vo, Tim (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
C710S305000, C710S300000
Reexamination Certificate
active
06920512
ABSTRACT:
An efficient system and method for managing reads and writes on a bi-directional bus to optimize bus performance while avoiding bus contention and avoiding read/write starvation. In particular, by intelligently managing reads and writes on a bi-directional bus, bus latency can be reduced while still ensuring no bus contention or read/write starvation. This is accomplished by utilizing bus streaming control logic, separate queues for reads and writes, and a simple 2 to 1 mux.
REFERENCES:
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5317718 (1994-05-01), Jouppi
patent: 5500830 (1996-03-01), Okabayashi
patent: 5649217 (1997-07-01), Yamanaka et al.
patent: 5758183 (1998-05-01), Scales
patent: 5761729 (1998-06-01), Scales
patent: 5787480 (1998-07-01), Scales et al.
patent: 5802585 (1998-09-01), Scales et al.
patent: 5809450 (1998-09-01), Chrysos et al.
patent: 5875151 (1999-02-01), Mick
patent: 5890201 (1999-03-01), McLellan et al.
patent: 5893931 (1999-04-01), Peng et al.
patent: 5918250 (1999-06-01), Hammond
patent: 5918251 (1999-06-01), Yamada et al.
patent: 5923872 (1999-07-01), Chrysos et al.
patent: 5950228 (1999-09-01), Scales et al.
patent: 5964867 (1999-10-01), Anderson et al.
patent: 5983325 (1999-11-01), Lewchuk
patent: 6000044 (1999-12-01), Chrysos et al.
patent: 6070227 (2000-05-01), Rokicki
patent: 6085300 (2000-07-01), Sunaga et al.
patent: 6412030 (2002-06-01), Adusumilli
Alpha Architecture Reference Manual,Third Edition, The Alpha Architecture Committee, 1998 Digital Equipment Corporation (21 p.), in particular pp. 3-1 through 3-15.
A Logic Design Structure For LSI Testability,E. B. Eichelberger et al., 1977 IEEE (pp. 462-468).
Direct RDRAM™ 256/288-Mbit(512K×16/18×32s), Preliminary Information Document DL0060 Version 1.01(69 p.).
Testability Features of AMD-K6™ Microprocessor,R. S. Fetherston et al., Advanced Micro Devices (8 p.).
Hardware Fault Containment in Scalable shared-Memory MultiprocessorsD. Teodosiu et al., Computer Systems Laboratory, Stanford University (12 p.), 1977.
Cellular Disco: resource management using virtual clusters on shared-memory multiprocessors,K. Govil et al., 1999 ACM 1-58113-140-2/99/0012 (16 p.).
Are your PLDs Metastable?,Cypress Semiconductor Corportation, Mar. 6, 1997 (19 p.).
Rambus® RIMM™ Module(with 128/144Mb RDRAMs), Preliminary Information, Document DL0084 Version 1.1 (12 p.).
Direct Rambus™ RIMM™ Module Specification Version 1.0, Rambus Inc., SL-0006-100 (32 p.), 2000.
End-To-End Fault Containment in Scalable Shared-Memory Multiprocessors,D. Teodosiu, Jul. 2000(148 p.).
Bouchard Gregg A.
Kessler Richard E.
Steinman Maurice B.
LandOfFree
Computer architecture and system for efficient management of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer architecture and system for efficient management of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer architecture and system for efficient management of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3389833