Semiconductor memory device with memory cell array divided...

Details Semiconductor memory device with memory cell array divided... Semiconductor memory device with memory cell array divided...

2005-07-05

2005-07-05

Mai, Son (Department: 2827)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S230030

Reexamination Certificate

active

06914832

ABSTRACT:
A semiconductor memory device includes a plurality of blocks, each of which includes a memory cell array, and outputs data signals and a redundancy signal. The semiconductor memory device further includes at least one first multiplexer which is coupled to the blocks, and selects one of the blocks, and a second multiplexer which performs redundancy processing based on the data signals and the redundancy signal which have undergone block selection by the first multiplexer.

REFERENCES:
patent: 5268866 (1993-12-01), Feng et al.
patent: 5673227 (1997-09-01), Engles et al.
patent: 5953745 (1999-09-01), Lattimore et al.
patent: 6560728 (2003-05-01), Merritt
patent: 6-150644 (1994-05-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device with memory cell array divided... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with memory cell array divided..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with memory cell array divided... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3387472