Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-07-19
2005-07-19
Anderson, Matthew D. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S100000, C711S102000, C711S103000, C711S111000, C711S005000, C711S006000, C711S105000, C711S157000, C365S233100, C365S194000, C365S222000, C365S233100, C365S233100
Reexamination Certificate
active
06920524
ABSTRACT:
A memory access mode detection circuit and method for detecting and initiating memory access modes for a memory device The memory access mode detection circuit receives the memory address signals, the control signals, and the clock signal and generates a first mode detection signal in response to receipt of the memory address signals or a first combination of control signals. An first mode initiation signal is generated a time delay subsequent to the detection signal to initiate the first mode memory access operation. In response to receipt of a second combination of control signals and an active clock signal, the memory access mode detection circuit further generates a second mode detection signal to initiate a second mode memory access operation and to suppress generation of the first mode detection signal, thereby canceling the first mode memory access operation.
REFERENCES:
patent: 5258952 (1993-11-01), Coker et al.
patent: 5471157 (1995-11-01), McClure
patent: 5566129 (1996-10-01), Nakashima et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5666321 (1997-09-01), Schaefer
patent: 5805517 (1998-09-01), Pon
patent: 5835440 (1998-11-01), Manning
patent: 6058070 (2000-05-01), La Rosa
patent: 6075751 (2000-06-01), Tedrow
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6373303 (2002-04-01), Akita
patent: 6396758 (2002-05-01), Ikeda et al.
patent: 6564285 (2003-05-01), Mills et al.
patent: 6597615 (2003-07-01), Mizugaki
patent: 6658544 (2003-12-01), Gray
patent: 6675256 (2004-01-01), Harrand
patent: 6690606 (2004-02-01), Lovett et al.
patent: 6701419 (2004-03-01), Tomaiuolo et al.
patent: 6714479 (2004-03-01), Takahashi et al.
“Intel® 1.8 Volt Wireless Flash Memory (W18/W30)”, Product Brief, Intel Corporation, 2002, pp. 1-2.
“1.8 Volt Intel® Wireless Flash Memory (W18)”, Datasheet, Intel Corporation, Jan. 2003, pp. 1-102.
Anderson Matthew D.
Dorsey & Whitney LLP
Li Zhuo H.
Micro)n Technology, Inc.
LandOfFree
Detection circuit for mixed asynchronous and synchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Detection circuit for mixed asynchronous and synchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detection circuit for mixed asynchronous and synchronous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3378586