Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-04-26
2005-04-26
Whitmore, Stacy A. (Department: 2812)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06886143
ABSTRACT:
A mask-programmable logic device includes a “dedicated” device-wide distribution network for device-wide signals such as clocks. Distribution networks for secondary clocks and similar signals, as well as for other high-fanout signals, are designed on a custom basis for each user configuration to be implemented by mask programming, using design techniques that are well known in application-specific integrated circuit design. This accomplishes, at the same time, elimination of the need to custom design the device-wide distribution network for each user configuration, preservation of the timing characteristics of a comparable conventional programmable logic device on which the user configuration may be based, reduction of die-size and power requirements as compared to the comparable conventional programmable logic device, and reduction of the average design time necessary to implement a given user configuration.
REFERENCES:
patent: 5068603 (1991-11-01), Mahoney
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5815405 (1998-09-01), Baxter
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5874834 (1999-02-01), New
patent: 5889412 (1999-03-01), Shimanek et al.
patent: 5971595 (1999-10-01), Grant et al.
patent: 6091262 (2000-07-01), New
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6111756 (2000-08-01), Moresco
patent: 6150837 (2000-11-01), Beal et al.
patent: 6177844 (2001-01-01), Sung et al.
patent: 6219819 (2001-04-01), Vashi et al.
patent: 6242945 (2001-06-01), New
patent: 6297666 (2001-10-01), Weingartner et al.
patent: 6311316 (2001-10-01), Huggins et al.
patent: 6490707 (2002-12-01), Baxter
patent: 6515509 (2003-02-01), Baxter
patent: 6526563 (2003-02-01), Baxter
patent: 6624056 (2003-09-01), Chandna et al.
Xilinx,HardWire Data Book, “XC3300 Family HardWire Logic Cell Arrays,” Preliminary Product Specification, 1991.
Xilinx, HardWire Data Book, pp. 1-1 through 2-28, 1994.
Altera Corporation
Ingerman Jeffrey H.
Whitmore Stacy A.
LandOfFree
Method and apparatus for providing clock/buffer network in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing clock/buffer network in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing clock/buffer network in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3376401