Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-05-10
2005-05-10
Peikari, B. James (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S101000
Reexamination Certificate
active
06892270
ABSTRACT:
A computer system comprises a memory controller and a synchronous non-volatile memory device coupled to the memory controller via a main memory bus. The synchronous non-volatile memory device has external interconnects arranged in a manner that corresponds to interconnects of a synchronous dynamic random access memory device. The synchronous flash memory device, however, comprises a reset connection, and a Vccp power supply connection correspond to first and second no-connect (NC) interconnect pins of the synchronous dynamic random access memory. In one embodiment, the synchronous non-volatile memory device has a command interface comprising a write enable connection (WE#) to receive a write enable signal, a column address strobe connection (CAS#) to receive a column address strobe signal, a row address strobe connection (RAS#) to receive a row address strobe signal, and a chip select connection (CS#) to receive a chip select signal.
REFERENCES:
patent: 5041886 (1991-08-01), Lee
patent: 5440632 (1995-08-01), Bacon
patent: 5537354 (1996-07-01), Mochizuki et al.
patent: 5586081 (1996-12-01), Mills et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5666321 (1997-09-01), Schaefer
patent: 5696917 (1997-12-01), Mills et al.
patent: 5751039 (1998-05-01), Kauffman et al.
patent: 5754838 (1998-05-01), Shibata et al.
patent: 5787457 (1998-07-01), Miller et al.
patent: 5822256 (1998-10-01), Bauer et al.
patent: 5936903 (1999-08-01), Jeng et al.
patent: 5986943 (1999-11-01), Isa
patent: 5995438 (1999-11-01), Jeng et al.
patent: 6026465 (2000-02-01), Mills et al.
patent: 6137133 (2000-10-01), Kauffman et al.
patent: 6141247 (2000-10-01), Roohparvar et al.
patent: 6266282 (2001-07-01), Hwang et al.
patent: 6314049 (2001-11-01), Roohparvar
patent: 6442076 (2002-08-01), Roohparvar
patent: 6615307 (2003-09-01), Roohparvar
patent: 6654847 (2003-11-01), Roohparvar et al.
patent: 6675255 (2004-01-01), Roohparvar
patent: 6697907 (2004-02-01), Roohparvar
patent: 6728161 (2004-04-01), Roohparvar
patent: 6785764 (2004-08-01), Roohparvar
Keeth, et al., “DRAM circuit design: a tutorial,” IEEE Press, 2001, pp. 16-23, 142-153.
Micron Semiconductor Products, Inc., “2Mb, Smart 5 BIOS-Optimized Boot Block Flash Memory,”Flash Memorywww.micron.com, copyright 2000, Micron Technology, Inc., pp. 1-12.
Micron, “16 Mb: ×SDRAM”Synchronous DRAM, www.micron.com, copyright 1999 Micron Technology, Inc., pp. 1-51.
Leffert Jay & Polglaze PA
Peikari B. James
LandOfFree
Synchronous flash memory emulating the pin configuration of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous flash memory emulating the pin configuration of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous flash memory emulating the pin configuration of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3371393