Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-01-18
2005-01-18
Elms, Richard (Department: 2824)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S296000, C257S517000
Reexamination Certificate
active
06844594
ABSTRACT:
A method of forming minimally spaced word lines is described. A double exposure technique is employed at the gate formation level. A small trench is defined through gate stack layers by using a tapered etch or spacers to achieve the desired width of the trench. A filler material fills the trench and forms a filler plug. The gate layers adjacent to the trench are then patterned and etched and the filler plug is removed to obtain gate stacks spaced apart by a distance of less than about 400 Angstroms.
REFERENCES:
patent: 5100826 (1992-03-01), Dennison
patent: 5597763 (1997-01-01), Sim
patent: 5654570 (1997-08-01), Agnelio
patent: 5677563 (1997-10-01), Cronin et al.
patent: 5677867 (1997-10-01), Hazani
patent: 5786250 (1998-07-01), Wu et al.
patent: 5977601 (1999-11-01), Yang et al.
patent: 6010933 (2000-01-01), Cherng
patent: 6133599 (2000-10-01), Sung et al.
patent: 6134137 (2000-10-01), Kurth et al.
patent: 6136716 (2000-10-01), Tu
patent: 6215690 (2001-04-01), Lee
patent: 6225203 (2001-05-01), Liu et al.
patent: 6235597 (2001-05-01), Miles
patent: 6238974 (2001-05-01), Chern et al.
patent: 6294449 (2001-09-01), Wu et al.
patent: 6297090 (2001-10-01), Kim
patent: 6342420 (2002-01-01), Nishimura et al.
patent: 6365454 (2002-04-01), Lee et al.
patent: 6368988 (2002-04-01), Li et al.
patent: 6372651 (2002-04-01), Yang et al.
patent: 6399433 (2002-06-01), Hofmann et al.
patent: 6410385 (2002-06-01), Kurth et al.
patent: 6426175 (2002-07-01), Furukawa et al.
patent: 6429106 (2002-08-01), Wu
patent: 6451649 (2002-09-01), An
patent: 6451651 (2002-09-01), Park et al.
patent: 6495889 (2002-12-01), Takahashi
patent: 6511919 (2003-01-01), Park et al.
patent: 6627933 (2003-09-01), Juengling
patent: 20020000596 (2002-01-01), Carstensen
patent: 20020102863 (2002-08-01), Beaman
patent: 20020132397 (2002-09-01), Weimer et al.
patent: 20030008461 (2003-01-01), Forbes et al.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Elms Richard
Micro)n Technology, Inc.
Wilson Christian D.
LandOfFree
Minimally spaced gates and word lines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Minimally spaced gates and word lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimally spaced gates and word lines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3367047