Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-12-27
2004-11-30
Nadav, Ori (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S069000, C257S070000, C257S347000, C257S353000
Reexamination Certificate
active
06825534
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to a method of forming a semiconductor device, and more particularly to a method of fabricating complementary metal oxide semiconductor (CMOS) devices on a mixed bulk and SOI substrate on the same chip.
2. Description of the Related Art
Using merged dynamic random access memory (DRAM) and logic technology to fabricate a system on a semiconductor chip (e.g., so-called “system-on-chip” (SOC)) has many advantages including reduction of memory latency, larger bandwidth, high-speed processing, and cost reduction.
For deep submicron CMOS logic devices, it is advantageous to build the circuits on silicon on insulator (SOI) substrate to improve the performance. However, due to the buried oxide structure and processing techniques used to form an SOI substrate, many devices cannot be built easily on the SOI substrate. For example, a large capacitor on SOI will have a difficult time making contact to the ground node. As another example, the deep trench capacitor DRAM devices, which are typically built on a bulk silicon substrate, are very difficult to integrate into the SOI substrate, as the merged DRAM/logic technology. That is, the deep trench capacitor DRAM typically cannot be built on the SOI because of the oxide barrier of the SOI which makes trench processing very complicated.
Thus, as the logic technology migrates to silicon-on-insulator (SOI) substrate technology, it becomes difficult to fabricate a DRAM that requires deep trench capacitor structures, or having a large-sized capacitor.
Additionally, thermal dissipation is poor for devices built on the conventional SOI substrate. High temperature will cause great performance degradation.
Moreover, if analog and digital devices are built on a single substrate (e.g., bulk), then high frequency noise (interference) results from the mixed signals. That is, there is no separation of noise-sensitive and noise-insensitive devices and thus the signals output therefrom are subject to interference.
SUMMARY OF THE INVENTION
In view of the foregoing and other problems of the conventional methods and structures, an object of the present invention is to provide a method for forming a mixed bulk and SOI structure.
Another object is to provide a method and structure in which complementary metal oxide semiconductor (CMOS) circuit is built strategically on a silicon-on-insulator (SOI) structure and bulk. For example, in an exemplary implementation, a high speed circuit can be built on the SOI substrate, and temperature-sensitive circuits can be fabricated on a bulk substrate. As another example, noise-sensitive circuits can be built on SOI region where the circuits are completely isolated by the oxide including the buried oxide layer, and noise-less or noise-insensitive circuits are built in the bulk structure.
Further, another object is to provide a process for merging silicon-on-insulator and bulk substrate technology on the same substrate so that the DRAM array with deep trench cells is formed on bulk and the logic device(s) is formed on SOI.
In a first aspect of the present invention, a method of forming a semiconductor device, includes patterning a groove into a bulk silicon substrate, forming an oxide in said groove and planarizing the silicon substrate to form at least one patterned oxide island in the silicon substrate, forming a silicon layer on exposed portions of the silicon substrate and the at least one oxide island, crystallizing the silicon layer using the exposed silicon substrate as a seed, the silicon substrate having direct contact with the formed silicon layer serving as a crystal growth seeding for the crystallization process, and converting the silicon layer to crystallized silicon, performing a shallow trench isolation (STI) process for device isolation as well as for removing defective regions after silicon crystallization to form the oxide isolations between devices, wherein a portion of the silicon layer above the islands is etched to form a cavity and then the same material as the islands is deposited in the cavity, and planarizing the upper surface to complete the oxide isolations. It is noted that an advantage of the present invention is that by performing the STI process also simultaneously removes the defective regions by filling the same with oxide.
In another aspect of the invention, a semiconductor device formed by the above method is provided.
Thus, according to the present invention, a method and structure are provided which produce a patterned SOI substrate where DRAM devices can be built on the bulk substrate while the logic devices (as well as the peripheral devices for the DRAM devices) are built on the patterned SOI substrate.
With the unique and unobvious features of the invention, memory circuits, for example, dynamic random access memory (DRAM) and logic technology, can be efficiently merged to fabricate an entire system on a semiconductor chip such that memory latency is reduced, bandwidth is increased, and high-speed processing and cost reduction result.
The present invention is also advantageous, for example, from a process point of view. Specifically, as compared to the conventional patterned SIMOX technique, which results in a much higher number of defect counts per unit area (or defect density), the method of the present invention results in a much better substrate quality. This higher substrate quality is because the stress from lattice mismatch (e.g., of the oxide and the silicon) is more by high energy oxygen implantation. The defective regions resulting from the method of the present invention are also predictable and therefore can be completely removed in a subsequent shallow trench formation.
REFERENCES:
patent: 4507158 (1985-03-01), Kamins et al.
patent: 4837186 (1989-06-01), Ohata et al.
patent: 4860081 (1989-08-01), Cogan
patent: 5244828 (1993-09-01), Okada et al.
patent: 5258318 (1993-11-01), Buti et al.
patent: 5373803 (1994-12-01), Noguchi et al.
patent: 5399507 (1995-03-01), Sun
patent: 5476809 (1995-12-01), Kobayashi
patent: 5493137 (1996-02-01), Satoh et al.
patent: 5508219 (1996-04-01), Bronner et al.
patent: 5529947 (1996-06-01), Okonogi
patent: 5569620 (1996-10-01), Linn et al.
patent: 5585284 (1996-12-01), Park
patent: 5740099 (1998-04-01), Tanigawa
patent: 5759907 (1998-06-01), Assaderaghi et al.
patent: 5767549 (1998-06-01), Chen et al.
patent: 5830784 (1998-11-01), Zhang et al.
patent: 5891763 (1999-04-01), Wanlass
patent: 5930638 (1999-07-01), Reedy et al.
patent: 5956597 (1999-09-01), Furukawa et al.
patent: 6015745 (2000-01-01), Adkisson et al.
patent: 6051509 (2000-04-01), Tsuchiaki
patent: 6146970 (2000-11-01), Witek et al.
patent: 6190952 (2001-02-01), Xiang et al.
patent: 6214694 (2001-04-01), Leobandung et al.
patent: 10-303385 (1998-11-01), None
patent: 11-97638 (1999-04-01), None
patent: 11-284146 (1999-10-01), None
Neudeck, G., “A New Epitaxial Lateral Overgrowth Silicon Bipolar Transistor”, IEEE Electron Device Letters, vol. EDL-8, No. 10, Oct. 1987, pp. 492-495.
Zingg, et al., “Three-Dimensional Stacked MOS Transistors by Localized Silicon Epitaxial Overgrowth”, IEEE Transactions on Electron Devices, vol. 37, No. 6, Jun. 1990, pp. 1452-1461.
Chen Howard H.
Hsu Louis L.
Wang Li-Kong
Dang, Esq. Thu A.
International Business Machines - Corporation
McGinn & Gibb PLLC
Nadav Ori
LandOfFree
Semiconductor device on a combination bulk silicon and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device on a combination bulk silicon and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device on a combination bulk silicon and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3340379