Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-09-26
2004-02-03
Nguyen, Ha Tran (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S623000, C438S624000, C438S706000
Reexamination Certificate
active
06686273
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to inter-level isolation of interconnects in semiconductor devices and more particularly to integration processes for producing very low-k isolation of copper interconnects.
Copper interconnects are formed using a dual damascene process. The incorporation of low-k insulator material may be accomplished by depositing a first layer of low-k dielectric material over a copper interconnect. This may be followed by an optional etch stop barrier insulator and then a second layer of low-k material. A via is then etched through the second layer of low-k material, any etch stop barrier insulator, and the first layer of low-k dielectric material to reach the copper interconnect. A trench is then etched into the second layer of low-k material to aid in forming another layer of copper interconnects. Barrier metal and copper are deposited by sputtering, CVD, electrochemical deposition, or a combination of these methods. The deposited copper, and possibly the barrier metal, will then be planarized using CMP to form copper interconnects.
Materials having very low dielectric constants, less than approximately 2, tend to have poor mechanical strength. Due to this poor mechanical strength, these materials may not support CMP processes necessary for copper damascene interconnect fabrication.
SUMMARY OF THE INVENTION
Accordingly, a method of fabricating copper interconnects with very low-k inter-level insulators is provided. A method of forming a low-k inter-level insulator structure is provided comprising the steps of: providing a first metal layer; depositing a sacrificial insulator layer overlying the first metal layer; producing a second metal layer; removing the sacrificial insulator layer; and depositing a low-k inter-level insulator, whereby low-k material replaces the sacrificial insulator.
An intermediate insulator layer structure is also provided comprising a sacrificial insulator layer overlying a low-k insulator layer, such that the sacrificial insulator layer may be subjected to processes, including CMP, which may be incompatible with low-k insulator materials.
REFERENCES:
patent: 6093966 (2000-07-01), Venkatraman et al.
patent: 6140226 (2000-10-01), Grill et al.
patent: 6303486 (2001-10-01), Park
Hsu Sheng Teng
Pan Wei
Krieger Scott C.
Nguyen Ha Tran
Rabdau Matthew D.
Ripma David C.
Sharp Laboratories of America Inc.
LandOfFree
Method of fabricating copper interconnects with very low-k... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating copper interconnects with very low-k..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating copper interconnects with very low-k... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3337396