Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-02-20
2004-11-23
Prenty, Mark V. (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S659000, C257S306000, C257S536000, C257S758000
Reexamination Certificate
active
06822279
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a multilayer-circuit semiconductor device having resistors and signal line region(s) and a method of fabricating the same. Particularly, this invention relates to the semiconductor device preventing relative fluctuations in resistance among the resistors and, moreover, preventing fluctuations in interconnection capacitance (stray capacitance) because of the influence of the interconnection patterns in upper or lower layers of the signal-wiring, and to a method of fabricating this semiconductor device.
BACKGROUND OF THE INVENTION
Conventionally, data performed between LSI's, such as memories, microcomputers, and logic elements to control electrical equipment and to perform video and audio signal processing. However, eRAM (embedded RAM) obtained by integrating these LSI's into one chip, based on progress in both process and design technologies, has been intensively focused on as a new device (i.e., system LSI). The eRAM obtained by integrating ASIC's, microcomputers, and large-capacity memories can realize equipment that is more compact, has higher-speed data transfer due to expanded bus width, and has lower power consumption as compared to a combination of a general-purpose memory and a microcomputer.
As semiconductor devices are becoming still more highly integrated, the structure of the semiconductor device is becoming more and more complicated. The number of layers of a multilayer-circuit for a logic system have increased. Because of such complicated structure, the disadvantages described below have occurred. Specifically, depending on whether an interconnection pattern is present on upper or lower layers of a layer on which resistors (“resistor groups”) or signal line region(s) are provided, there may occur problems, such as thermal influence over these groups and regions due to sintering during fabrication of the semiconductor, influences caused by fluctuations in stray capacitance due to a difference of thicknesses of the layers, and electrical influence during operation of the semiconductor. Accordingly, it becomes more important whether the resistor group and the signal line region located in a logic region can be operated stably.
FIG. 6A
is a plan view of DRAM consolidated logic that has been conventionally used. This DRAM consolidated logic has a DRAM region E
1
and a logic region E
2
. FIG.
13
and
FIG. 14
show cross-sectional views taking along line XIII—XIII of
FIG. 6A
showing a structure covering a first Al interconnection layer of the DRAM consolidated logic in FIG.
6
A. In this type of DRAM-logic hybrid device, a cylindrical stacked capacitor (concave) having a certain height is formed in the DRAM region E
1
. The stacked capacitor is composed of a lower capacitor electrode layer
122
, dielectric film
123
, and an upper capacitor electrode layer
124
.
FIG. 13
shows an example of the DRAM consolidated logic including a region having the resistor group composed of a group of diffused resistors in the logic region E
2
. The resistor group arranged in the logic region E
2
is provided to be used as additional resistors. In
FIG. 13
, the resistor group is composed of the belt-like isolation oxide films
105
spaced apart from and extending in parallel with each other on the main surface of the semiconductor substrate, and N
+
diffused regions
104
each extending between the belt-like isolation oxide films
105
. The first Al interconnection layer
129
is located on the upper layer of the resistor group in the logic region E
2
.
FIG. 14
shows an example of the DRAM consolidated logic including a region having the signal interconnection in the logic region E
2
. In
FIG. 14
, two different layers of signal interconnections are located in the logic region E
2
, that is, a signal interconnection
126
a
formed by utilizing a layer common to a bit line
126
in the DRAM region E
1
, and a signal interconnection
108
a
formed by utilizing a layer common to a gate electrode in the DRAM region E
1
. The first Al interconnection layer
129
is located above the region having the signal interconnections
108
a
and
126
a.
In the conventional art, however, in association with an increase in the number of interconnection layers in the logic region E
2
, the resistor group and the signal interconnection in the logic region E
2
are affected by how a pattern is arranged on the upper layer or the lower layer. Therefore, the problems as follows occur.
Firstly, there is a problem that relative resistance within the resistor group fluctuates depending on whether a pattern is present on the first Al interconnection layer
129
as the upper layer. For example, when any faults on a substrate produced due to etching or the like during fabrication are to be removed by sintering executed after formation of the first Al interconnection, removal of the faults on the substrate may become non-uniform due to presence or absence of a pattern on the first Al interconnection layer
129
as the upper layer. Traps caused by a boundary potential on the surface of the resistors may become non-uniform within the resistor group. Therefore, fluctuations in the relative resistance within the resistor group in an analog line or the like become a problem (see
FIG. 13
)
Secondly, by patterning the signal interconnections
108
a
and
126
a
under the first Al interconnection layer
129
, a difference in an interlayer thickness under the first Al interconnection layer
129
occurs between a portion having a signal pattern and a portion not having a signal pattern, stray capacitance to the base fluctuates, and a difference occurs between actual resistance and the simulated resistance during circuit design (see FIG.
14
). The fluctuation in stray capacitance becomes a serious problem in the pattern in which a change of the signal interconnection or the like is not desirable. Further, during operation of the semiconductor device, the signal interconnection is electrically affected by the pattern of other signal interconnection on the upper layer or the lower layer. Therefore, stable signal circuit cannot be obtained.
SUMMARY OF THE INVENTION
It is an object of this invention to provide a semiconductor device having an improved resistor group and signal line region(s) which prevent fluctuations in relative resistance and stray capacitance and are not affected by patterns on other layers.
According to one aspect of this invention, a shielding layer is formed between a resistor group and a metal interconnection layer that has been provided above the resistor group. As a result, traps caused by a boundary potential on the surface of the resistors can be prevented from being non-uniform, within the resistor group, due to presence or absence of a pattern on the metal interconnection layer as the upper layer when sintering is performed after formation of the metal interconnection layer. Therefore, relative resistance in the resistor group can be prevented from its fluctuation.
According to another aspect of this invention, a shielding layer is formed on one or both sides of a signal interconnection layer hat has been provided above the resistor group. As a result, it is possible to prevent stray capacitance to a base from its fluctuation, prevent electrical influence due to the pattern of other signal interconnection over the signal interconnection, and stabilize a signal circuit.
Other objects and features of this invention will become apparent from the following description with reference to the accompanying drawings.
REFERENCES:
patent: 3373323 (1968-03-01), Wolfrum et al.
patent: 4377819 (1983-03-01), Sakai et al.
patent: 5686746 (1997-11-01), Iwasa
patent: 8-78640 (1996-03-01), None
Leydig , Voit & Mayer, Ltd.
Prenty Mark V.
Renesas Technology Corp.
LandOfFree
Semiconductor device and method of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3319674