Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2002-12-10
2004-02-24
Nguyen, Tuan H. (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S760000, C257S774000
Reexamination Certificate
active
06696760
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of semiconductor integrated circuit (IC) manufacturing, and more specifically, to a method of reducing capacitance of interconnect.
2. Discussion of Related Art
In 1965, Gordon Moore first observed that the number of transistors per unit area on a chip appeared to double approximately every 18 months. Ever since then, the semiconductor industry has managed to introduce new designs and processes on schedule to deliver the improvement in device density projected by the so-called Moore's Law. In particular, major enhancements in optics and photolithography have reduced the critical dimension (CD) that can be successfully patterned in the features on a chip. At the same time, significant improvements in doping, deposition, and etch have decreased the concentration, depth, and thickness that can be precisely achieved across the chip.
The transistors in a chip are formed in a semiconductor material on a substrate, such as a wafer. The transistors are then wired with multiple layers of interconnects. The interconnects are formed from an electrically conducting material and are isolated by an electrically insulating material. The switching performance of the transistors depends on the resistance-capacitance (RC) product delay in the interconnects.
Thus, what is needed is a method of reducing capacitance of interconnect.
REFERENCES:
patent: 6239026 (2001-05-01), Liu et al.
patent: 6352919 (2002-03-01), Tu et al.
patent: 2002/0105088 (2002-08-01), Yang et al.
Chen George
Intel Corporation
Nguyen Tuan H.
LandOfFree
Semiconductor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3300144