Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral monitoring
Reexamination Certificate
2001-08-27
2004-12-07
Perveen, Rehana (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral monitoring
C710S005000, C710S036000, C710S100000, C710S107000, C709S213000, C709S227000
Reexamination Certificate
active
06829659
ABSTRACT:
FIELD OF INVENTION
This invention relates to concept of transferring information in a computer program product for use with a computer system having a main storage device in processing communication with a plurality of input/output devices.
BACKGROUND OF THE INVENTION
In a network computing environment, multitudes of commands and requests for retrieval and storage of data are processed every second. To properly address the complexity of routing these commands and requests, a number of different resolutions have been implemented. In some data processing architectures, such as International Business Machines Enterprise System Architecture/390 (Enterprise System Architecture/390 is a registered trademark of International Business Machines Corporation), a channel subsystem is utilized to pass information between the main storage and input/output (I/O) devices. The channel subsystem includes one or more channel paths, each including one or more channels and one or more control units. Recently developed technologies such as the International Business Machines ESCON switch (ESCON is a registered trademark of International Business Machines Corporation), connect the I/O devices to the main memory through the control units using legacy channels to support the data transfer there between.
But as the technology improves, the performance of new system processors will require many more legacy channels than are presently in use to support the resulting increase of information transfer in the data processing systems. Current architectural constraints make the addition of such legacy channels an expensive proposition. A further challenge is to provide the link data rate required to support the data rates of new I/O devices such as DASDs and Tapes. In this case, simply adding more legacy channels does not adequately address the problem. A new architecture is needed that can scale up to the higher link speeds needed for normal transaction processing. Therefore, any new proposed architecture, must include a capacity to accommodate higher bandwidth channel links such as Fiber Channel links while providing better data rates and higher link speeds.
This application incorporates by reference U.S. Pat. No. 5,526,484 to Casper et. al.
SUMMARY OF THE INVENTION
In Fiber Channel computer systems comprising a Host Channel, a Fiber Fabric (including Fiber Links), and a control unit, a channel can share fabric resources. When a channel is in communication with a control unit device, a logical entity provides the pathway, the entity is called an exchange. There is overhead in creating an exchange and also in closing an exchange. The present invention provides a method to allow exchanges to remain open (if the channel determines there is no need to close it) while a channel is disconnecting from the device. Thus, in a significant number of instances, the overhead in managing the exchange pair is avoided.
It is therefore an object of the present invention to provide a method to logically disconnect without closing an exchange pair in a fiber channel connection. The method comprises transmitting a status information unit from a control unit to a channel indicating the control unit is logically disconnecting from the channel and the channel can elect to close the exchange; transmitting a status accepted information unit from the channel to the control unit indicating the outbound exchange status; and transmitting a device acknowledgement information unit from the control unit to the channel.
It is yet another object of the present invention to provide a method to logically disconnect without closing an exchange pair in a fiber channel connection comprising. The method comprising: receiving a status information unit from a control unit to a channel indicating the control unit is logically disconnecting from the channel and the channel can elect to close the exchange; receiving a status accepted information unit from the channel to the control unit indicating the outbound exchange status; and receiving a device acknowledgement information unit from the control unit to the channel.
REFERENCES:
patent: 3673576 (1972-06-01), Donaldson, Jr.
patent: 3725864 (1973-04-01), Clark et al.
patent: 4040037 (1977-08-01), Lawlor
patent: 4272815 (1981-06-01), Kadowaki et al.
patent: 4841475 (1989-06-01), Ishizuka
patent: 5008808 (1991-04-01), Fries et al.
patent: 5084877 (1992-01-01), Netravali et al.
patent: 5218680 (1993-06-01), Farrell et al.
patent: 5260933 (1993-11-01), Rouse
patent: 5367661 (1994-11-01), Hough et al.
patent: 5396596 (1995-03-01), Hashemi et al.
patent: 5442637 (1995-08-01), Nguyen
patent: 5526484 (1996-06-01), Casper et al.
patent: 5528605 (1996-06-01), Ywoskus et al.
patent: 5566304 (1996-10-01), Regal
patent: 5577172 (1996-11-01), Vatland et al.
patent: 5584039 (1996-12-01), Johnson et al.
patent: 5584041 (1996-12-01), Odawara et al.
patent: 5611070 (1997-03-01), Heidelberger et al.
patent: 5640596 (1997-06-01), Takamoto et al.
patent: 5666358 (1997-09-01), Paratore et al.
patent: 5708961 (1998-01-01), Hylton et al.
patent: 5748684 (1998-05-01), Sanchez
patent: 5764392 (1998-06-01), Van As et al.
patent: 5768530 (1998-06-01), Sandorfi
patent: 5787256 (1998-07-01), Marik et al.
patent: 5835925 (1998-11-01), Kessler et al.
patent: 5845147 (1998-12-01), Vishlitzky et al.
patent: 5870625 (1999-02-01), Chan et al.
patent: 5872911 (1999-02-01), Berg
patent: 5878227 (1999-03-01), Wade et al.
patent: 5901327 (1999-05-01), Ofek
patent: 5930480 (1999-07-01), Staats
patent: 5938735 (1999-08-01), Malik
patent: 5952932 (1999-09-01), Sorensen
patent: 5959995 (1999-09-01), Wicki et al.
patent: 5960436 (1999-09-01), Chang et al.
patent: 6000012 (1999-12-01), Freerksen
patent: 6018779 (2000-01-01), Blumenau
patent: 6029008 (2000-02-01), Koyama
patent: 6052744 (2000-04-01), Moriarty et al.
patent: 6167459 (2000-12-01), Beardsley et al.
patent: 6170023 (2001-01-01), Beardsley et al.
patent: 6185631 (2001-02-01), Casper et al.
patent: 6205498 (2001-03-01), Habusha et al.
patent: 6240446 (2001-05-01), Casper et al.
patent: 6298398 (2001-10-01), Elliott et al.
patent: 6499066 (2002-12-01), Frazier
patent: 0768769 (1997-04-01), None
patent: 2223329 (1990-08-01), None
IBM Technical Disclosure Bulletin —vol. 34, No. 1, Jun. 1991, p. 236-237, entitled “DMA Command Chaining To Support Bus Master Interleaved Memory And I/O Transfers On A Micro Channel” by M. Gatson et al.
Beardsley Brent C.
Elliott Joseph C.
Flanagan John R.
Frazier Giles R.
Huang Catherine C.
Campbell John E.
Gonzalez Floyd A.
International Business Machines - Corporation
Mai Ri Jue
Perveen Rehana
LandOfFree
Method, system and program product for logically... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system and program product for logically..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system and program product for logically... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3291844