Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-08-30
2004-10-05
Lee, Eddie (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S332000
Reexamination Certificate
active
06800899
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to vertical transistor fabrication. In particular, the present invention relates to fabrication of a trench with a curvilinear trench bottom for a vertical transistor. The present invention also relates to an application of the vertical transistor with a floating gate that follows the contour of the curvilinear trench bottom.
BACKGROUND OF THE INVENTION
Integrated circuit technology relies on transistors to formulate functional circuits. The complexity of these circuits requires the use of an ever-increasing number of transistors. As the number of transistors increases, the surface space on the semiconductor substrate becomes more valuable.
Miniaturization is the process of crowding more active devices upon a given amount of semiconductor surface space, while improving both fabrication cost and device performance. As the surface space on a semiconductor substrate becomes more crowded with active devices, one solution to the crowding is to build a device that is in a vertical orientation to the semiconductor substrate.
Semiconductor processing of metal oxide semiconductor field-effect transistors (MOSFETs) requires the formation of a gate that will make an active device. The gate may typically be a conductor that is insulated from the semiconductor substrate by a dielectric layer such as a gate oxide layer over the semiconductor substrate. One particular MOSFET of interest is the vertical MOSFET because the gate is disposed vertically downward into the semiconductor substrate. As miniaturization progresses, the size and shape of the vertical transistor and the quality of the gate oxide layer become more important to both processing yield and to field use life.
Typically, a vertical transistor is formed in a rectilinear recess that includes two substantially vertical sidewalls and a substantially horizontal bottom. The recess is next covered with a dielectric layer. As such, the corner between sidewall and bottom may be substantially a right angle or there about, as the sidewalls are sometimes tapered outward from bottom to top of the recess. Because of the corner, there exists a greater likelihood of the dielectric layer breaking down at the corner because of enhanced electrical field activity at the corner. Consequently, the corner causes a reliability issue for the transistor as a field failure will result once the dielectric layer has broken down.
SUMMARY OF THE INVENTION
The above-mentioned problems with integrated circuits and other problems are addressed by embodiments set forth herein and will be understood by reading and studying the written description. Structure, process, and system embodiments are set forth herein.
In one embodiment, a vertical transistor is provided that is disposed in a recess that has more than three monolithic crystallographic surfaces. In the recess, the more than three monolithic crystallographic surfaces may be referred to as a whole as a substantially curvilinear profile or a curvilinear, segmented-surface profile. Processing includes conditions that cause the substantially right-angle, three-surface recess profile to reshape with an epitaxial film that causes the recess profile to deviate from the substantially right-angle, three-surface recess profile, toward forming a multiple-crystallographic surface, curvilinear recess profile.
In another embodiment, processing conditions include the use of hydrogen that may cause silicon or other semiconductive material to mobilize and redeposit to form the characteristic curvilinear recess profile.
In another embodiment, processing includes an anneal that is used to repair or smooth dangling semiconductor bonds that form the characteristic curvilinear recess profile. This process flow adds to both preferred tunneling and a more uniform gate oxide layer.
In another embodiment, the process is carried out on a <100> monocrystalline silicon material and a metal oxide semiconductor field effect transistor is fabricated. The vertical transistor in each embodiment has the epitaxial semiconductor film. The epitaxial semiconductor film may have a minor thickness that is closer to the upper surface of the semiconductor substrate than to the former bottom of the recess, and a major thickness that is closer to the former bottom of the recess than the upper surface.
In another embodiment, an electrode is disposed in the recess, upon a gate oxide layer, and the electrode is processed to have an upper surface that is below the upper surface of the semiconductor substrate. This positioning of the electrode places it away from any sharp corners of the semiconductor substrate.
In another embodiment, the vertical transistor is fabricated between two shallow trench isolation structures, wherein the characteristic curvilinear profile of epitaxial semiconductor material forms on the semiconductive sidewalls, but polycrystalline material forms on the shallow trench isolation structures, if at all, to a lesser amount than the epitaxial semiconductor material.
In another embodiment, a minimum photolithographic feature comprises the width of the shallow trench isolation structure and the shallow trench isolation structure is disposed in a direction that is parallel with the gate from source to drain.
In another embodiment, the vertical transistor is part of an electrical device that includes the semiconductor substrate and a chip package. In another embodiment, the vertical transistor is part of an electrical device that includes the semiconductor substrate in a chip package and the chip package is part of a memory module. In another embodiment, the memory module is part of a dynamic random access memory module. In another embodiment, the vertical transistor is part of an electronic system. In another embodiment, the vertical transistor is fabricated with a floating gate. In another embodiment, the vertical transistor is fabricated with a floating gate that is part of a flash memory device.
These and other embodiments, aspects, advantages, and features of embodiments will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the embodiments and referenced drawings or by practice of embodiments.
REFERENCES:
patent: 3833919 (1974-09-01), Naber
patent: 5998835 (1999-12-01), Furukawa et al.
patent: 6239465 (2001-05-01), Nakagawa
patent: 6432775 (2002-08-01), Blanchard
patent: 6476444 (2002-11-01), Min
patent: 6577010 (2003-06-01), Batra et al.
patent: 6653676 (2003-11-01), Tsu et al.
patent: 2002/0106866 (2002-08-01), Chen
patent: 2002/0130351 (2002-09-01), Ghodsi
patent: 2002/0154483 (2002-10-01), Homer et al.
patent: 2002/0168852 (2002-11-01), Harshfield et al.
patent: 356058267 (1981-05-01), None
patent: 363076480 (1988-04-01), None
patent: 402110973 (1990-04-01), None
patent: 405021789 (1993-01-01), None
IBM Technical Disclosure Bulletin, Mar. 1972.*
Chang, C., et al., “Enabling Shallow Trench isolation for .01 micrometer Technologies and Beyond”,Symposium on VLSI Technology Digest of Technical Papers, pp. 161-162, (1999).
Goebel, B., et al., “Vertical N-Channel MOSFETs for Extremely High Density Memories: The Impact of Interface Orientation on Device Performance”,IEEE Transactions on Electron Devices. 48(5), pp. 897-906, (May 2001).
Matsuda, S., et al., “Novel Corner Rounding Process for Shallow Trench Isolation utilizing MSTS (Micro-Structure Transformation of Silicon)”,IEDM, pp. 137-140, (1998).
Uh, H. et al., “A Strategy for Long Data Retention Time of 512Mb DRAM with 0.12micrometer Design Rule”,Symposium on VLSI Technology Digets of Technical Papers, 2 pages, (2001).
Lee Eddie
Micro)n Technology, Inc.
Owens Douglas W.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Vertical transistors, electrical devices containing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical transistors, electrical devices containing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical transistors, electrical devices containing a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3282864