Detecting and handling bus errors in a computer system

Details Detecting and handling bus errors in a computer system Detecting and handling bus errors in a computer system

1999-12-30

2004-03-02

Decady, Alberta (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Testing of error-check system

C714S043000, C714S056000

Reexamination Certificate

active

06701469

ABSTRACT:

TECHNICAL FIELD
This invention relates to detecting and handling bus errors in a computer system.
BACKGROUND
Data travels from site to site within a computer along connections known generally as buses. Most computers have a way to check the data sent along a bus, to assure the data has not been corrupted in transit. If a discrepancy in the data is detected, some form of error correction or control is applied. Many computers use error correcting routines for correcting transient or non-repeating errors. For other errors, such as a breakdown in the bus hardware, the error correcting routine may call for a shutdown of the system until the breakdown can be repaired.
SUMMARY
In general, in one aspect, the invention features sending digital signals in a predetermined sequence from a sending end of a bus wire, receiving a corresponding sequence of digital signals at a receiving end of the bus wire, and comparing each of the digital signals of the received sequence with a corresponding predetermined signal of the predetermined sequence to determine whether an error has occurred.


REFERENCES:
patent: 4245344 (1981-01-01), Richter
patent: 4503535 (1985-03-01), Budde et al.
patent: 4521848 (1985-06-01), Bruce et al.
patent: 4974144 (1990-11-01), Long et al.
patent: 5311520 (1994-05-01), Raghavachari
patent: 5423050 (1995-06-01), Taylor et al.
patent: 5838899 (1998-11-01), Leavitt et al.
patent: 5954810 (1999-09-01), Toillon et al.
patent: 6012148 (2000-01-01), Laberge et al.
patent: 6049894 (2000-04-01), Gates
patent: 6240526 (2001-05-01), Petivan et al.
“A New Design Method for TU1n Signal Alignment, Monitoring and Switching Function in BDCS Systems”—Choi et al. Proceedings of Communications and Signal Processing Information, 1997. ICICS., 1997 International Conference On page(s):790-793 vol. 2 9-12 S.*
Using Dual and Mappable Spare Bus IBM Technical Disclosure Bulliten Feb. 1994 NB940259.

Affiliated with

Also associated with

Rating

Detecting and handling bus errors in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Detecting and handling bus errors in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detecting and handling bus errors in a computer system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3280486