Field programmable gate array freeway architecture

Details Field programmable gate array freeway architecture Field programmable gate array freeway architecture

2002-12-30

2004-08-10

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S039000, C326S040000

Reexamination Certificate

active

06774669

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present disclosed system relates to field-programmable gate arrays, and more particularly, to freeway architectures in field-programmable gate arrays.
2. Description of the Related Art
A field programmable gate array is an integrated circuit (IC) that includes a two-dimensional array of general-purpose logic circuits, called cells or logic blocks, whose functions are programmable. The cells are linked to one another by programmable buses. The cell types may be small multifunction circuits (or configurable functional blocks or groups) capable of realizing Boolean functions of a few variables. The cell types are not restricted to gates. For example, configurable functional groups typically include memory cells and connection transistors that may be used to configure logic functions such as addition, subtraction, etc., inside of the field programmable gate array. A cell may also contain at least one flip-flop. Some types of logic cells found in field programmable gate arrays are those based on multiplexers and those based on programmable read-only memory (PROM) table-lookup memories. Erasable field programmable gate arrays can be reprogrammed many times. This technology is especially convenient when developing and debugging a prototype design for a new product and for small-scale manufacture.
Field programmable gate arrays typically include a physical template that includes an array of circuits, sets of uncommitted routing interconnects, and sets of user programmable switches associated with both the circuits and the routing interconnects. When these switches are properly programmed (set to on or off states), the template or the underlying circuits and interconnects of the field programmable gate array are customized or configured to perform specific customized functions. By reprogramming the on-off states of these switches, a field programmable gate array can perform many different functions. Once a specific configuration of a field programmable gate array has been decided upon, it can be configured to perform that one specific function.
The user programmable switches in a field programmable gate array can be implemented in various technologies, such as ONO antifuse, M-M antifuse, SRAM memory cell, Flash EPROM memory cell, and EEPROM memory cell. Field programmable gate arrays that employ fuses or antifuses as switches can be programmed only once. A memory cell controlled switch implementation of a field programmable gate array can be reprogrammed repeatedly. In this scenario, an NMOS transistor is typically used as the switch to either connect or disconnect two selected points (A, B) in the circuit. The NMOS' source and drain nodes are connected to points A, B respectively, and its gate node is directly or indirectly connected to the memory cell. By setting the state of the memory cell to either logical “1” or “0”, the switch can be turned on or off and thus point A and B are either connected or disconnected. Thus, the ability to program these switches provides for a very flexible device.
Field programmable gate arrays can store the program that determines the circuit to be implemented in a RAM or PROM on the field programmable gate array chip. The pattern of the data in this configuration memory (“CM”) determines the cells' functions and their interconnection wiring. Each bit of CM controls a transistor switch in the target circuit that can select some cell function or make (or break) some connection. By replacing the contents of CM, designers can make design changes or correct design errors. The CM can be downloaded from an external source or stored on-chip. This type of field programmable gate array can be reprogrammed repeatedly, which significantly reduces development and manufacturing costs.
In general, a field programmable gate array is one type of Programmable Logic Device (PLD), i.e., a device that contains many gates or other general-purpose cells whose interconnections can be configured or “programmed” to implement any desired combinational or sequential function. As its name implies, a field programmable gate array is “field-programmable”, meaning that the device is generally programmed by designers or end users “in the field” via small, low-cost programming units. This is in contrast to mask programmable devices which require special steps in the IC chip-manufacturing process.
A field-programming unit typically uses design software to program the field programmable gate array. The design software compiles a specific user design, i.e., a specific configuration of the programmable switches desired by the end-user, into field programmable gate array configuration data. The design software assembles the configuration data into a bit stream, e.g., a stream of ones and zeros, that is fed into the field programmable gate array and used to program the configuration memories for the programmable switches or program the shift registers for anti-fuse type switches. The bit stream creates the pattern of the data in the configuration memory CM that determines whether each memory cell stores a “1” or a “0”. Each stored bit the CM controls whether its associated transistor switch is turned on or off. End users typically use design software to test different designs and run simulations for field programmable gate arrays.
When a field programmable gate array that has been programmed to perform one specific function is compared to an Application Specific Integrated Circuit (ASIC) that has been designed and manufactured to perform that same specific function, the field programmable gate array will necessarily be a larger device than the ASIC. This is because field programmable gate arrays are very flexible devices that are capable of implementing many different functions, and as such, they include a large amount of excess circuitry that is either not used or could be replaced with hard-wired connections when performing one specific function. Such excess circuitry generally includes the numerous programmable transistor switches and corresponding memory cells that are not used in implementing the one specific function, the memory cells inside of functional groups, and the field programmable gate array programming circuitry. This excess circuitry is typically eliminated in the design of an ASIC which makes the ASIC a smaller device. An ASIC, on the other hand, is not a flexible device. Once an ASIC has been designed and manufactured it cannot be reconfigured to perform a different function like is possible with a field programmable gate array.
Designers of field programmable gate arrays (as well as other PLDs) often provide their circuit designs to IC manufacturers who typically manufacture the field programmable gate arrays in two different ways. First, a field programmable gate array design may be manufactured as its own chip with no other devices being included in the IC package. Second, a field programmable gate array design may be embedded into a larger IC. An example of such a larger IC is a system on a chip (SOC) that includes the embedded field programmable gate array as well as several other components. The several other components may include, for example, a microprocessor, memory, arithmetic logic unit (ALU), state machine, etc. In this scenario the embedded field programmable gate array may be only a small part of the whole SOC.
BRIEF SUMMARY OF THE INVENTION
The disclosed system relates to a freeway routing system for a field programmable gate array. The field programmable gate array comprises an array of field programmable gate array tiles. Each tile comprises: a plurality of functional groups arranged in rows and columns; a plurality of interface groups arranged such that one interface group is positioned at each end of each row and column, each of the interface groups comprising a set of freeway input and output ports; a freeway set of routing conductors configured to transfer signals to the freeway input ports and from the output ports of the interface groups in each of the field programmable gate arra

Affiliated with

Also associated with

Rating

Field programmable gate array freeway architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Field programmable gate array freeway architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable gate array freeway architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3275417