Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2001-06-29
2004-01-13
Portka, Gary (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S105000, C711S153000
Reexamination Certificate
active
06678814
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to memory devices in general, and in particular to embedded dynamic random access memory devices. Still more particularly, the present invention relates to a method and apparatus for allocating data usages within an embedded dynamic random access memory device.
2. Description of the Prior Art
Embedded dynamic random access memory (DRAM) is a type of integrated circuit having both memory cells and their control circuits formed on a single semiconductor chip. Specifically, a complete embedded DRAM includes multiple transfer field effect transistors (FETs), a capacitor coupled to each of the transfer FETs, and a group of control circuitry. Each transfer FET acts as a switch between the lower electrode of the capacitor and a bit line. As such, data within the capacitor can be written in or read out from the embedded DRAM.
Embedded DRAMs are capable of transferring a large quantity of data at a very high speed. Because of their relatively high processing speed and storage capacity, embedded DRAMs have been commonly employed in various high-end integrated circuits, such as graphic processors. In addition, embedded DRAMs can provide an embedded processor a faster access to a relatively large capacity of on-chip memory at a lower cost than that currently available using conventional embedded static random access memories (SRAMs) and/or electrically erasable programmable read only memories (EEPROMs).
The present disclosure provides a method for allocating data usages within an embedded DRAM.
SUMMARY OF THE INVENTION
In accordance with a preferred embodiment of the present invention, an apparatus for allocating data usages within an embedded dynamic random access memory (DRAM) device comprises a control analysis circuit, a data/command flow circuit, and a partition management control. The control analysis circuit generates an allocation signal in response to processing performances of a processor. Coupled to an embedded DRAM device, the data/command flow circuit controls data flow from the processor to the embedded DRAM device. The partition management control, coupled to the control analysis circuit, partitions the embedded DRAM device into a first partition and a second partition. The data stored in the first partition are different from the data stored in the second partition according to their respective usage. The allocation percentages of the first and second partitions are dynamically allocated by the allocation signal from the control analysis circuit.
All objects, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 5737750 (1998-04-01), Kumar et al.
patent: 6205519 (2001-03-01), Aglietti et al.
patent: 6226738 (2001-05-01), Dowling
patent: 6324621 (2001-11-01), Singh et al.
patent: 6366994 (2002-04-01), Kalyur
Arimilli Ravi Kumar
Fields, Jr. James Stephen
Ghai Sanjeev
Reddy Praveen S.
Starke William John
Bracewell & Patterson L.L.P.
International Business Machines - Corporation
Portka Gary
Salys Casimer K.
LandOfFree
Method and apparatus for allocating data usages within an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for allocating data usages within an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for allocating data usages within an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3261137