Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Reexamination Certificate
2001-06-07
2004-07-20
Thai, Xuan M. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Protocol
C710S105000, C710S305000, C710S052000, C710S058000, C710S062000, C711S167000
Reexamination Certificate
active
06766396
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of Universal Asynchronous Receiver/Transmitters (UARTs), and more particularly to a circuit that solves a problem with an oscillating bit in the Line Status Register of the PC16550D during polling operations.
BACKGROUND OF THE INVENTION
A Universal Asynchronous Receiver/Transmitter (UART) is an interface chip that, in one mode, receives an eight-bit byte of data from an I/O bus at high speed, then, at a much slower speed, transmits a start bit, the eight bits of data, and a stop bit to an external interface. In another mode, the UART receives a start bit, eight bits of data, and a stop bit one bit at a time over a serial interface until the entire data byte is assembled and the processor can then read the data byte from the chip.
All serial devices, such as serial modems, typically use a UART interface chip to communicate with a PC. External modems connect to a PC using a serial cable hooked to one of the PC's UART-based serial ports, while internal modems have a UART-based serial port on-board.
The UART standard is based on the National Semiconductor model NS16450 UART, which has a single character buffer. An improved version of the 16450 is the National Semiconductor model PC16550D UART, as described in datasheet “PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs,” June 1995, which is hereby incorporated by reference. The 16550 has a 16 byte FIFO receive/transmit buffer to reduce buffer overrun errors. Virtually all newer systems use 16550 or compatible UARTs.
The PC16550D provides two ways for the CPU to determine if a full character has been received from the serial interface. The first method uses an interrupt signal asserted on an external pin to alert the processor that a full character has been received. The processor then reads the character from the Receiver Buffer Register, which action resets the interrupt.
In the second method, the processor polls the Data Ready (DR) bit of the 16550 Line Status Register (LSR). When a full character has been read into the Receiver Buffer Register, the UART asserts the DR bit. On a subsequent poll, the processor reads the asserted DR bit and then reads the data byte, which action resets the DR bit. Due to its asynchronous nature, a processor poll of the DR bit may be initiated independent of where the UART is in a data byte read operation.
A problem was discovered with the PC16550D when using the polling mode of operation in 16450 mode wherein the DR bit, as asserted on the UART data bus during a LSR read operation, is observed to rapidly oscillate during the valid data interval. The underlying cause of the oscillation is unknown, however it is repeatable. Observation shows that the oscillation occurs when a read strobe signal is asserted to the UART at or right after a data byte read has completed. When signal RD is asserted approximately 15 nsec before signal RXRDY (active low) is asserted by the UART, the rapid oscillation is observed. In a test configuration where the read strobe is allowed to remain asserted, the oscillation was observed to continue for more than 4 microseconds. When the read strobe is deasserted, the oscillation ceases, and in particular does not continue beyond the read to floating delay interval.
Since the DR bit oscillation only occurs after a data byte read has completed, a poll of the DR bit will not indicate a false positive, but may indicate a false negative.
One problem that the oscillating DR bit can cause is a data bus parity error at the processor. When the data bus and the output of the parity checking circuit of the processor are latched into a register, the parity may not be in synchronization with the data bus values, leading to data bus parity error indications.
Another problem that the oscillating DR bit can cause is a system fault in systems having micro-synchronized microprocessors. If the two micro-synchronized microprocessors do not read the LSR register value from the UART data bus at exactly the same time, the oscillation may cause one of the microprocessors to read a different value of the oscillating DR bit than the other microprocessor, which will cause a system fault.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide a circuit for use in conjunction with a PC16550D UART in 16450 polling mode that will filter out the DR bit oscillations and eliminate parity and micro-synchronization errors.
The invention of Applicant latches the value of the LSR during the valid data portion of a LSR register read cycle, then deasserts the read strobe, delays a sufficient time to allow the data bus values to float, and hence delays a sufficient time to allow the DR bit oscillations to end, applies the latched values of the LSR to the data bus, then asserts a ready signal to the microprocessor. If the UART access is not a read cycle to the LSR, the delay time to allow the data bus values to float is bypassed, and the UART access cycle proceeds normally.
REFERENCES:
patent: 3621468 (1971-11-01), Stechmann et al.
patent: 4651113 (1987-03-01), Fujita
patent: 5140679 (1992-08-01), Michael
patent: 5150081 (1992-09-01), Goldberg
patent: 5291609 (1994-03-01), Herz
patent: 5572716 (1996-11-01), Meisner
patent: 5649122 (1997-07-01), Wegner et al.
patent: 5822548 (1998-10-01), Story et al.
patent: 5903601 (1999-05-01), Elnashar et al.
patent: 6049887 (2000-04-01), Khandekar et al.
patent: 6055642 (2000-04-01), Ikemoto
patent: 6256717 (2001-07-01), Inoue et al.
patent: 6332173 (2001-12-01), Typaldos
patent: 6470404 (2002-10-01), Kim
patent: 6516362 (2003-02-01), Magro et al.
patent: 6546442 (2003-04-01), Davis et al.
patent: 6654816 (2003-11-01), Zaudtke et al.
patent: 6678756 (2004-01-01), Tseng et al.
Wilfried Elmenreich and Martin Delvai, “Time-Triggered Communication with UARTs”, 2002, 4th IEEE International Workshop on Factory Communication Systems.*
H. Gilbert, “Do You Need a Better COM Port”, 1995, http://www.yale.edu/pclt/COMISDN/16550.htm.
King Justin
Lucent Technologies - Inc.
Thai Xuan M.
LandOfFree
PC16550D UART line status register data ready bit filter and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PC16550D UART line status register data ready bit filter and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PC16550D UART line status register data ready bit filter and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3243077