Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-12-12
1999-08-17
Palys, Joseph E.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395591, 711202, G06F 1100
Patent
active
059405872
ABSTRACT:
The invention relates to the alteration of a segment and an offset used to form an effective address of the default interrupt handler routine. The method comprising a number of steps. First, a trap address of a default interrupt handler routine is provided. This trap address includes a segment and an offset normally used to calculate the effective address via conventional circuitry. However, an unique segment is produced by performing an arithmetic operation on the segment. Thereafter, another arithmetic operation is performed to produce a unique segment. These unique segment and offset values may still be used by the conventional circuitry to still produce the same effective addresses so that only one default interrupt handler routine is required. While this alteration produces a unique segment and offset which can be assigned to an interrupt, the segment and offset are modified appropriately to still use a common default interrupt handler.
REFERENCES:
patent: 5109334 (1992-04-01), Kamuro
patent: 5125087 (1992-06-01), Randell
patent: 5175847 (1992-12-01), Mellott
patent: 5418956 (1995-05-01), Willman
patent: 5561788 (1996-10-01), Letwin
patent: 5692170 (1997-11-01), Isaman
patent: 5715420 (1998-02-01), Kahle et al.
patent: 5784550 (1998-07-01), Brockmann et al.
patent: 5812868 (1998-09-01), Moyer et al.
Intel Corporation
Palys Joseph E.
LandOfFree
System and method for trap address mapping for fault isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for trap address mapping for fault isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for trap address mapping for fault isolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-323572