Method of forming a semiconductor device and structure therefor

Details Method of forming a semiconductor device and structure therefor Method of forming a semiconductor device and structure therefor

2002-07-08

2004-01-06

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Interface

Supply voltage level shifting

C326S083000, C326S080000, C326S113000, C327S534000, C327S535000

Reexamination Certificate

active

06674305

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates, in general, to electronics, and more particularly, to methods of forming semiconductor devices and structure.
In the past, the semiconductor industry utilized various methods and circuits to protect semiconductor devices from conditions that cause the output of the semiconductor device to be driven to a voltage higher than the power supply of the semiconductor device. One particular concern was protecting the semiconductor device from high voltages applied to the output by other devices that were connected to the output. Systems utilizing such different voltage supplies are often referred to as mixed mode systems or systems using mixed mode power supplies. For example, a P-channel output device required special protection when if the output were taken to a voltage that is higher than the power supply applied to the P-channel output device. One particular protection method utilized voltage threshold adjustment implants or diffusions to raise the threshold of the P-channel device to provide protection for the higher voltage conditions and to ensure that the higher voltage did not cause a malfunction of the system.
One problem of such protection methods was the cost. Increasing the threshold voltage by a threshold implant lowered the drain current that could be provided by the P-channel transistor, thus, the size of the transistor had to be increased to provide the desired current thereby increasing the manufacturing cost. Additionally, the threshold implant required additional processing steps and additional mask layers that also increased the manufacturing cost of the semiconductor device.
Accordingly, it is desirable to have a method of protecting a semiconductor device from over voltage conditions on an output that does not require a threshold adjustment to the output transistor, that does not require additional manufacturing steps, that does not require additional mask layers, that reduces the size of the output transistor, and that reduces the cost of the semiconductor device.


REFERENCES:
patent: 5451889 (1995-09-01), Heim et al.
patent: 5546019 (1996-08-01), Liao
patent: 5574389 (1996-11-01), Chu
patent: 5764077 (1998-06-01), Andresen et al.
patent: 5828233 (1998-10-01), Nguyen et al.
patent: 5844425 (1998-12-01), Nguyen et al.
patent: 5966026 (1999-10-01), Partovi et al.
patent: 6043680 (2000-03-01), Dasgupta
patent: 6147511 (2000-11-01), Patel et al.
patent: 6150843 (2000-11-01), Shiffer et al.
patent: 6194923 (2001-02-01), Dicke
patent: 6313661 (2001-11-01), Hsu
patent: 6353333 (2002-03-01), Curd et al.
patent: 6433983 (2002-08-01), Fechner

Affiliated with

Also associated with

Rating

Method of forming a semiconductor device and structure therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a semiconductor device and structure therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a semiconductor device and structure therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3233112