Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1997-08-21
2004-09-21
Nguyen, Cuong (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S309000
Reexamination Certificate
active
06794703
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to semiconductor structures and methods for fabricating such structures in semiconductor integrated circuits, and in particular, to forming capacitors for memory cells having high dielectric constant materials therein.
BACKGROUND OF THE INVENTION
Dynamic random access memories (DRAMs) are the most widely used form of semiconductor memory to date. DRAMs are composed of memory cell arrays and peripheral circuitry required for cell access and external input and output. Each memory cell array is formed of a plurality of memory cells for storing bits of data. Typical memory cells are formed of a capacitor, for storing electric charges and a transistor, for controlling charge and discharge of the capacitor. Of primary concern is maximizing the storage capacitance of each memory cell capacitor, particularly in light of the demand for 256 Mb DRAMs today and higher densities in the future without increasing the chip space required to form the array. There is a need to decrease the chip space required to form each memory cell while maximizing the capacitance of the memory cells. The importance of high density DRAMs can not be overstated in today's competitive microelectronics market. Devices are becoming smaller, but they are required to provide much more performance.
One way to achieve greater capacitance per unit area is to roughen the surface of the capacitor plate, increasing the surface area. As can be seen from the following equation (I), the most important parameters involved in achieving maximum charge, Q, stored on the capacitor are the thickness of the capacitive dielectric film (t
cdf
), the area of the capacitor (A), and the dielectric constant (∈). The voltage applied to the gate is V
g
.
Q
=(∈·
A·V
g
)
t
cdf
(I)
Increasing the capacitor area (A) by forming the storage capacitor in a trench shape etched in the substrate is well known in the art, as well as using a stacked capacitor structure. Stacked-type capacitors feature a major part of the capacitor extending over the gate electrode and field isolating film of the underlying transistor. Such structures are generally composed of a lower plate electrode (consisting of a base portion a standing wall portion), a capacitive dielectric film, and an upper plate electrode. Other complex topographical lower plate electrode configurations have also been used to maximize the capacitive area (A) of a memory cell, such as fin-type, double-sided, and roughened lower plate electrode structures produced using hemispherical grain (HSG) polysilicon.
In addition to increasing the capacitive surface area (A) of a memory cell, as can be seen from the above equation (I), the thickness of the capacitive dielectric film (t
cdf
) must be as thin as possible to maintain the maximum charge stored on the capacitor. However, the capacitive dielectric film must also prevent direct electrical contact between the lower and upper electrodes.
It is also desirable to utilize a capacitive dielectric film having as high of a dielectric constant (∈) as possible to further increase the capacitance per unit area of a memory cell. Known high dielectric constant (HDC) materials include: tantalum penta oxide (Ta
2
O
5
), yttria (Y
2
O
3
), titanium oxide (TiO
2
), strontium bismuth titanate (SBT), lead zirconate titanate (PZT), lanthanum-doped lead zirconate titanate (PLZT), barium strontium titanate (BST), bismuth titanate (BTO), strontium titanate (STO), barium titanate (BTO), and polymeric materials. A dielectric constant (∈) of greater than 7 is typically considered to be a HDC material. For example, Ta
2
O
5
potentially has a dielectric constant (∈) more than 20 times greater than conventional silicon oxide, which has a dielectric constant (∈) of 3.9. BST has a dielectric constant (∈) about 100 times as large as that of a conventional silicon oxide film or a silicon nitride (∈ about 7) film.
Currently, the use of HDC materials within a capacitor memory cell is limited by the instability of HDC materials and other component materials in an integrated circuit at higher temperatures. Such higher temperatures are required to treat the surface of HDC materials to conform to adjacent electrodes during the fabrication process. Furthermore, many of these HDC materials are ceramic in nature when formed in a thin layer, being so characterized by having low density. It is undesirable to utilize such low density materials in an application requiring a very thin layer of the material, because it allows current leakage through the capacitive dielectric film, degrading device performance. Thus, high temperature steps are often needed to densify/condition HDC materials.
It is undesirable to utilize high temperature steps during the fabrication of integrated circuits because high temperature steps consume valuable thermal budget. The thermal budget for an integrated circuit is that combination of maximum time and temperature for heat treatments utilized in the fabrication of the integrated circuit. An integrated circuit can only be subjected to a limited number of thermal steps for a limited amount of time before its electrical performance is potentially detrimentally affected. For example, thermal steps often cause dopant gradients at junctions between two regions in an integrated circuit to diffuse, such that the potential barrier between the two regions is altered. Furthermore, thermal steps often cause dopants to migrate into undesired regions, altering device characteristics. Since access transistors are formed prior to the capacitor in many DRAM devices, it is not desirable to use high temperatures to form the capacitor.
Due to the limitations of such HDC materials and methods for their formation, silicon oxide and silicon nitride are commonly used in capacitive memory cells. In order to minimize the thickness of the cell capacitive dielectric film and further increase the cell capacitance, silicon nitride is commonly used in such memory cells due to its superior qualities as compared to silicon oxide (another commonly used dielectric in semiconductor integrated circuit fabrication) at such thicknesses. At thicknesses of 100 angstroms or less, silicon oxide exhibits a high defect density. Silicon oxide is further undesirable for use in memory cells due to its comparatively low dielectric constant (∈).
While silicon nitride is superior to silicon oxide at thicknesses below 100 angstroms, silicon nitride also has problems of its own. Pinholes, extending throughout a silicon nitride layer, often present in such silicon nitride films, lead to current leakage, which decreases capacitance and can further degrade devices over time, making them unreliable. However, the leakage current seen in silicon nitride films is typically not of the same magnitude as that seen in HDC films previously described. One attempt in overcoming the pinhole problem in silicon nitride films is to form a plurality of silicon nitride layers in place of a single layer, chancing the occurrence that pinholes in adjacent layers will not be aligned, thus preventing current leakage. However, this technique is not reliable and its use is limited in today's devices due to the need to make devices as small as possible.
There is a need for a method of forming capacitor memory cells having increased capacitance per unit area. Thus, there is a need for utilizing a HDC material as the capacitive dielectric film in a capacitor cell, in order to increase the capacitance per unit area in a memory cell. A method for integrating such HDC materials within a capacitor memory cell, such that the HDC material is relatively stable and has a relatively low leakage current, and a method utilizing a minimal amount of the thermal budget is needed. It is further desirable to form a capacitive dielectric film that is as thin and dense as possible, in order to conserve device density, decrease leakage current, and increase the capacitance per unit area in the memory cell.
SUMMARY OF THE INVENTIO
DeBoer Scott Jeffrey
Thakur Randhir P. S.
Micro)n Technology, Inc.
Nguyen Cuong
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
High pressure reoxidation/anneal of high dielectric constant does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High pressure reoxidation/anneal of high dielectric constant, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High pressure reoxidation/anneal of high dielectric constant will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3231745