Apparatus for fast phase-locked loop (PLL) frequency slewing dur

Details Apparatus for fast phase-locked loop (PLL) frequency slewing dur Apparatus for fast phase-locked loop (PLL) frequency slewing dur

1996-03-25

1998-10-13

Bocure, Tesfaldet

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375375, 375374, H04L 700

Patent

active

058223878

ABSTRACT:
A clock synthesizer is disclosed that includes a phase-locked loop circuit having two modes of operation: a non-slewing mode of operation, and a frequency-slewing mode of operation. During the power-up of the system, the PLL is controlled to operate in the non-slewing mode of operation to effect rapid variations in the output frequency. A power-on reset circuit is disclosed which determines when the system is in the power-up interval, and generates a power-on-reset signal to so indicate. The PLL operates in a frequency-slewing mode after power-up to provide controlled transitions in the frequency of the output reference signal of the PLL. A phase-locked loop circuit having structure to implement both modes is provided, as well as an adjustable lock detector circuit. The output of the lock detector, a logical lock signal, is used to enable the frequency-slewing mode of the PLL circuit. During power-up, the power-on-reset signal is deasserted, and disables the lock detector from generating the frequency-slewing mode enable signal. The PLL thus operates in a non-slewing mode during power-up. After the power-on-reset signal has been asserted, the lock detector is permitted to generate the frequency-mode enable signal as soon as the PLL achieves phase lock. Once phase lock has been achieved, the enable signal from the lock detector places the PLL in a frequency-slewing mode. The phase-locked loop circuit includes structure that limits the rate of variation in the frequency of the output reference signal, as well as limits the UP, and DOWN signals, by way of a reference window signal mechanism, to ensure that the lock detector, after power-up, always detects lock to thereby generate the frequency-slewing mode enable signal.

REFERENCES:
patent: 3795870 (1974-03-01), Sanders
patent: 4829258 (1989-05-01), Volk et al.
patent: 4931748 (1990-06-01), McDermott et al.
patent: 5008635 (1991-04-01), Hanke et al.
Shariatdoust et al. (AT&T Bell Laboratories), IEEE 1992 Custom Integrated Circuits Conference, pp. 24.2.1-24.2.5.
Alvarez et al., 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 37-38.

Affiliated with

Also associated with

Rating

Apparatus for fast phase-locked loop (PLL) frequency slewing dur does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for fast phase-locked loop (PLL) frequency slewing dur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for fast phase-locked loop (PLL) frequency slewing dur will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-321436