Multi-bit non-volatile memory cell and method therefor

Details Multi-bit non-volatile memory cell and method therefor Multi-bit non-volatile memory cell and method therefor

2002-07-25

2004-04-20

Mai, Son (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S315000, C257S316000, C257S321000, C257S345000

Reexamination Certificate

active

06724032

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to non-volatile memories, and more particularly to non-volatile memory cells having more than one bit.
RELATED ART
Multi-bit memory cells are typically formed by having a nitride storage layer that is programmed with electrons near the source/drains (current electrodes) of a transistor. There are thus two storage regions in the nitride, one near each source/drain. These storage regions receive electrons typically by hot carrier injection (HCI). First one of the source/drains is operated as the drain and the other as the source. Current flowing generates sufficiently hot electrons near the drain so that electrons collect in the storage region in the nitride near the source/drain being operated as the drain. The other of the storage regions is programmed in similar fashion, operating it as the drain.
The state of each storage region can be read separately. One of the source/drains has a voltage applied thereto, which causes depletion of the channel near it, and thus masks the influence of the storage region near the source/drain region that is being operated as the drain. Thus, the logic state of the storage region near the drain is irrelevant because the channel that is influenced by that storage region is depleted anyway. Thus, influence of the state of the other storage region can be isolated from the influence of the storage region near the drain. The primary advantage of this two state cell is higher density.
Many problems have also arisen, however. Reliability has become a significant problem due to the difficulty in keeping the electrons from moving out of the nitride storage regions where they were originally injected. Another is that the depletion region can extend so far as to reduce the portion of the channel under the influence of the storage region to be read to too low of an amount to be able to be reliably read.
Accordingly, there is a need for a multi-bit memory cell having increased reliability.


REFERENCES:
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5627392 (1997-05-01), Diorio et al.
Yoshikawa, “Embedded Flash Memories—Technology Assessment and Future—,” VLSI Symposium, pp. 183-186 (1999).

Affiliated with

Also associated with

Rating

Multi-bit non-volatile memory cell and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-bit non-volatile memory cell and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bit non-volatile memory cell and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3213876