Look-up table based logic element with complete permutability of

Details Look-up table based logic element with complete permutability of Look-up table based logic element with complete permutability of

Filed on

1995-09-06

Date issued

1998-10-13

Examiner

Tokar, Michael J.

Patent Class

Electronic digital logic circuitry

SubClass

Multifunctional or programmable

SubSubClass

Array

Other Related Categories

326 40, 326 16, H03K 738, H03K 1900

Type

Patent

Status

active

Patent number

058217738

Description

ABSTRACT:
A logic element for a programmable logic device. The logic element includes a look-up table (400) for implementing logical functions, a programmable delay block (415), a storage block (430) configurable as a latch or a flip-flop, and a diagnostic shadow latch (435). A plurality of inputs (410) to the logic element and complements of these inputs are available to control the secondary functions of the storage block (430).

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3761695 (1973-09-01), Eichelberger
patent: 3783254 (1974-01-01), Eichelberger
patent: 3806891 (1974-04-01), Eichelberger et al.
patent: 4020469 (1977-04-01), Manning
patent: 4124899 (1978-11-01), Birkner
patent: 4286173 (1981-08-01), Oka et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4366393 (1982-12-01), Kasuya
patent: 4428060 (1984-01-01), Blum
patent: 4476560 (1984-10-01), Miller et al.
patent: 4488259 (1984-12-01), Mercy
patent: 4546273 (1985-10-01), Osman
patent: 4597042 (1986-06-01), d'Angeac et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4649539 (1987-03-01), Crain et al.
patent: 4667325 (1987-05-01), Kitano et al.
patent: 4677318 (1987-06-01), Veenstra et al.
patent: 4701920 (1987-10-01), Resnick et al.
patent: 4706216 (1987-11-01), Carter
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4717912 (1988-01-01), Harvey
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5036473 (1991-07-01), Butts
patent: 5109353 (1992-04-01), Sample et al.
patent: 5121006 (1992-06-01), Pedersen et al.
patent: 5175859 (1992-12-01), Miller et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5317212 (1994-05-01), Wahlstrom
patent: 5329470 (1994-07-01), Sample et al.
patent: 5336950 (1994-08-01), Popli et al.
patent: 5350954 (1994-09-01), Patel et al.
patent: 5352123 (1994-10-01), Sample et al.
patent: 5355369 (1994-10-01), Greenberger et al.
patent: 5375086 (1994-12-01), Wahlstrom
patent: 5392296 (1995-02-01), Suzuki
patent: 5414377 (1995-05-01), Freidin
patent: 5436575 (1995-07-01), Pedersen et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5477475 (1995-12-01), Sample et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5612891 (1997-03-01), Butts et al.
patent: 5644515 (1997-07-01), Sample et al.
patent: 5657241 (1997-08-01), Butts et al.
patent: 5661662 (1997-08-01), Butts et al.
patent: B14617479 (1993-09-01), Hartmann et al.
Minnick: "Survey of Microcellular Research", Journal of ACM, Apr. 1967.
Nichols: "A Logical Next Step For Read-Only Memories", Electronics, Jun. 1967.
Shoup: "Programmable Cellular Logic Arrays", Carnegie Mellon Ph.D thesis, Mar. 1970.
Fleisher: "the Writeable Personalized Chip" Computer Design, Jun. 1970.
Mukhopadhyay: "Recent Developments in Switching Theory", Academic Press, 1970.
Heutink: "Implications of Busing For Cellular Arrays", Computer Design, Nov. 1974.
Wahlstrom: "Programmable Logic Arrays-Cheaper By The Millions", Electronics, Dec. 1967.
Xilinx Programmable Logic Data Book, chapter entitled "XC4000, XC4000A, XC4000H Logic Cell Array Families", 1994, Revised Apr. 1995, pp. 2-7 to 2-46.
"IEEE Standard Test Access Port and Boundary-Scan Architecture," Std 1149-1-1990 (Includes IEEE Std 1149.1a-1993), IEEE Computer Society, Oct. 21, 1993, 174 pages.
"Supplement to IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture," Std 1149.1b-1994 (Supplement to IEEE Std 1149.1-1990 and IEEE Std 1149.1a-1993), IEEE Computer Society, Mar. 1, 1995, 78 pages.
Altera 1995 Data Book, Product Index, Introduction, and "Max 9000 Programable Logic Device Family," Mar. 1995, ver. 3, pp. 117-152.
Altera, "JTAG Boundary-Scan Testing In Altera Devices," Altera Corporation, 1996, pp. 1-28.
Morales, Xilinx Application Note "Boundary Scan in XC4000 Devices," XAPP 017.002, pp. 8-45 to 8-59.

Affiliated with

Also associated with

Rating

Look-up table based logic element with complete permutability of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Look-up table based logic element with complete permutability of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Look-up table based logic element with complete permutability of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-316505