Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-01-28
2003-02-18
Prenty, Mark V. (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S508000
Reexamination Certificate
active
06521947
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to silicon-on-insulator (SOI) semiconductor devices and a method for forming a structure for contacting a portion of the substrate underlying the silicon on insulator region of the substrate. The present invention also includes semiconductor devices formed according to this process.
BACKGROUND OF THE INVENTION
Semiconductor devices including a silicon on insulator substrate structure include a wafer that has a buried layer of oxide that isolates the top layer of silicon, where the active devices are formed, from the substrate. Hence the term silicon on insulator (SOI). Because the portion of the substrate underlying the oxide layer typically is not electrically connected to any other structure, in other words the underlying substrate is floating, static charges can build up in the substrate during normal chip operation. Such static build ups can cause a back channel of the SOI devices to turn on, which can disturb normal operation of the chips. Impact of build up of static charges can include an increase of standby current of the chips, chip thermal runaway, and even malfunction of the logic and SRAM circuits.
To solve this problem, contact has been made to the portion of the substrate underlying the insulator portion of the silicon-on-insulator substrate structure so as to ground it. At the present time, substrate contact typically is created by wire bonding to the back side of a chip at the packaging level. However, such methods can require extra steps and materials. For example, wire bonding to the back of a chip is expensive because it has to be performed on individual chips one by one. Wire bonding may also require alteration of standard packaging methods.
SUMMARY OF THE INVENTION
The present invention provides a method for forming contacts to a substrate region underlying the insulator portion of a silicon on insulator substrate that may be carried during normal processing operations for forming the chip.
In accordance with these and other objects and advantages, aspects of the present invention provide a method for forming a substrate contact and a substrate that includes a silicon on insulator region. The method includes forming a shallow isolation trench in the silicon on insulator substrate region. The shallow isolation trench is filled. Photoresist is deposited on the substrate. The method also includes forming a contact trench in the substrate through the filled shallow isolation trench and silicon on insulator substrate region extending down at least to the top of a silicon substrate underlying the silicon on insulator region. The contact trench is filled, wherein the material filling the contact trench forms a contact to the silicon substrate.
According to other aspects, the present invention also provides a semiconductor device structure. The device structure includes a substrate including a silicon on insulator substrate region. A shallow trench isolation region is arranged in the substrate. The device also includes a contact trench extends through the shallow trench in the isolation region to a silicon portion of the substrate underlying the silicon on insulator region. The contact trench forms a contact to an underlying silicon portion of the substrate.
Still other objects and advantages of the present invention will become readily apparent by those skilled in the art from the following detailed description, wherein it is shown and described only the preferred embodiments of the invention, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, without departing from the invention. Accordingly, the drawings and description are to be regarded as illustrative in nature and not as restrictive.
REFERENCES:
patent: 4128670 (1978-12-01), Gaensslen
patent: 4716128 (1987-12-01), Schubert et al.
patent: 4763183 (1988-08-01), Ng et al.
patent: 5113236 (1992-05-01), Arnold et al.
patent: 5185535 (1993-02-01), Farb et al.
patent: 5241211 (1993-08-01), Tashiro
patent: 5314841 (1994-05-01), Brady et al.
patent: 5488243 (1996-01-01), Tsuruta et al.
patent: 5489792 (1996-02-01), Hu et al.
patent: 5621239 (1997-04-01), Horie et al.
patent: 5641980 (1997-06-01), Yamaguchi et al.
patent: 5643823 (1997-07-01), Ho et al.
patent: 5646053 (1997-07-01), Schepis et al.
patent: 5646432 (1997-07-01), Iwaki et al.
patent: 5702957 (1997-12-01), Padmanabhan
patent: 5742075 (1998-04-01), Burns et al.
patent: 5747866 (1998-05-01), Ho et al.
patent: 5856706 (1999-01-01), Lee
patent: 5929488 (1999-07-01), Endou
patent: 5945712 (1999-08-01), Kim
patent: 6300666 (2001-10-01), Fechner et al.
patent: 3119764 (1991-05-01), None
patent: 04-102319 (1992-04-01), None
patent: 04-343265 (1992-11-01), None
patent: 05-006997 (1993-01-01), None
patent: 05-055521 (1993-03-01), None
patent: 07-014800 (1995-01-01), None
patent: 08-018009 (1996-01-01), None
patent: 09-162417 (1997-06-01), None
patent: 09-270492 (1997-10-01), None
patent: 09-283751 (1997-10-01), None
patent: 200-196102 (1997-10-01), None
patent: 10-321868 (1998-12-01), None
Ajmera Atul
Leobandung Effendi
Rausch Werner
Schepis Dominic J.
Shahidi Ghavam G.
Abate Joseph P.
Connolly Bove & Lodge & Hutz LLP
International Business Machines - Corporation
Prenty Mark V.
LandOfFree
Method of integrating substrate contact on SOI wafers with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of integrating substrate contact on SOI wafers with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of integrating substrate contact on SOI wafers with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3150185