Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2001-11-21
2003-11-11
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S164000, C438S622000
Reexamination Certificate
active
06645796
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and semiconductor structure for implementing reach through buried interconnect in building semiconductors including silicon-on-insulator (SOI) devices.
DESCRIPTION OF THE RELATED ART
Fabricating smaller, more densely packed devices having greater computing capability is a continuing objective in building semiconductor devices. Silicon-on-insulator (SOI) technology is an enhanced silicon technology currently being utilized to increase the performance of digital logic circuits. By utilizing SOI technology designers can increase the speed of digital logic integrated circuits or can reduce their overall power consumption. These advances in technology are leading to the development of more complex and faster computer integrated circuits that operate with less power.
It is desirable in building semiconductors including SOI technology to fabricate a connection from a conductor at a given level through a stack including a first insulator, an intermediate conductor, and a second insulator to another conductor without making electrical connection to the intermediate conductor. Such a connection is referred to as a reach through buried interconnect.
A need exists for an effective mechanism in building semiconductors including SOI technology for fabricating such a reach through buried interconnect.
SUMMARY OF THE INVENTION
Principal objects of the present invention are to provide a method and semiconductor structure including silicon-on-insulator (SOI) devices for implementing reach through buried interconnect. Other important objects of the present invention are to provide such method and semiconductor structure for implementing reach through buried interconnect substantially without negative effect and that overcome many of the disadvantages of prior art arrangements.
In brief, a method and semiconductor structure including silicon-on-insulator (SOI) devices are provided for implementing reach through buried interconnect. A semiconductor stack includes a predefined buried conductor to be connected through multiple insulator layers and at least one intermediate conductor above the predefined buried conductor. A hole is anisotropically etched through the semiconductor stack to the predefined buried conductor. The etched hole extends through the at least one intermediate conductor and the insulators to the predefined buried conductor in the semiconductor stack. A thin layer of insulator is deposited over an interior of the etched hole. The deposited thin insulator layer is anisotropically etched to remove the deposited thin insulator layer from a bottom of the hole exposing the predefined buried conductor in the semiconductor stack with the thin insulator layer covering sidewalls of the hole to define an insulated opening. The insulated opening is filled with an interconnect conductor to create a connection to the predefined buried conductor in the semiconductor stack.
A semiconductor structure for implementing reach through buried interconnect in building semiconductors including silicon-on-insulator (SOI) devices includes a semiconductor stack including a predefined buried conductor to be connected through multiple insulator layers and at least one intermediate conductor above the predefined buried conductor. An etched hole extends through the at least one intermediate conductor and the insulators to the predefined buried conductor in the semiconductor stack. A thin layer of insulator covers sidewalls of the etched hole providing an insulated opening. An interconnect conductor extending through the insulated opening is connected to the predefined buried conductor in the semiconductor stack.
REFERENCES:
patent: 5241211 (1993-08-01), Tashiro
patent: 5352916 (1994-10-01), Kiyno et al.
patent: 5569620 (1996-10-01), Linn et al.
patent: 5889306 (1999-03-01), Christensen et al.
patent: 6121659 (2000-09-01), Christensen et al.
patent: 6187660 (2001-02-01), Gardner
patent: 6228731 (2001-05-01), Liaw et al.
patent: 6258669 (2001-07-01), Park
patent: 6287901 (2001-09-01), Christensen et al.
patent: 2002/0008283 (2002-01-01), Ju
patent: 2002/0068428 (2002-06-01), Kuwazawa
patent: 2002/0113288 (2002-08-01), Clevenger et al.
Christensen Todd Alan
Sheets, II John Edward
Pennington Joan
Trinh Michael
LandOfFree
Method and semiconductor structure for implementing reach... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and semiconductor structure for implementing reach..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and semiconductor structure for implementing reach... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3150173