Nonvolatile memory device with page buffer having dual...

Details Nonvolatile memory device with page buffer having dual... Nonvolatile memory device with page buffer having dual...

2001-12-07

2003-12-30

Tran, Andrew Q. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185110, C365S185220, C365S185170

Reexamination Certificate

active

06671204

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is related to the field of semiconductor memory devices and, more specifically, to a flash memory device with a page buffer circuit having dual registers.
2. Description of the Related Art
The recent trends in semiconductor memory devices are for high integration, large capacity, and to support systems operating at high speeds. These trends are for both volatile memories (e.g., DRAM and SRAM) and non-volatile memories (e.g., flash memories).
Flash memories are generally subdivided into NOR-type flash memories and NAND-type flash memories. The NOR-type flash memories are used in applications necessary for reading information of a low volume at a high speed non-sequentially, while the NAND-type flash memories are used in applications necessary for reading information sequentially.
Flash memory devices use memory cells to store data. The memory cells include cell transistors. Each cell transistor has a control electrode and a floating gate. Since the flash memory device stores information using tunneling via an insulation film, it takes some time to store information.
In order to store information of a large volume in a short time, the NAND-type flash memory uses a register, which is also known as a page buffer circuit. Large volumes of data are supplied externally, for quick storing in the storage region. They are first stored in the register, and from there in the memory cells.
In the case of a conventional NAND-type flash memory, the magnitude of a page of data does not exceed 512 bytes. If it is assumed that a program time (or information storing time) of a NAND-type flash memory is about 200 to 500 microseconds, and 1-byte of data is loaded on the page buffer circuit from the exterior in a period of 100 nanoseconds, it takes about 50 microseconds to load 512-byte information in the page buffer circuit.
FIG. 1
shows a specific example in the prior art.
FIG. 1
of the instant document is from U.S. Pat. No. 5,831,900 (that document's FIG.
7
). Additional reference numerals have been added for the present discussion.
The device of
FIG. 1
teaches that data are loaded to a latch
30
from a data line IO, after page buffers
20
-i are reset by the surrounding circuitry. The data loaded to the latch are programmed to the memory cells
2
-
1
,
2
-
2
,
2
-
3
, through a transistor Q
4
(often by receiving an appropriate program command signal). This programming procedure is normally used to program NAND flash memories.
This procedure, however, has a limitation. In this program operation, if data is to be loaded to latch
30
, it will have to wait until the data that was previously loaded finish programming in the previous program cycle. As it was described above, data loading to latch
30
progresses by byte units (e.g. 8 bit). So, it takes a long time for data to load to a page of as many as 2048 bytes. This is because latch
30
continues to store data until the information of the register is stored in the appropriate corresponding memory cells.
Another problem in the prior art is the copy back problem. Sometimes, a copy operation needs to be performed from a first page to a second page of data. If it is desired to perform the copy operation after the data of the memory cells in first page is latched to the latch circuit
30
through transistor Q
7
, then the latched data is programmed to the second page through the transistor Q
4
. In that case, programmed data copied to the second page are reversed, because of the latch circuit. In other words, 1 has become 0, and 0 has become 1. This problem is addressed in the prior art by providing flag cells to the memory cell array, and updating their value depending on whether the data has been inverted or not.
FIG. 2
shows a specific example of this problem in the prior art.
FIG. 2
of the present document is from U.S. Pat. No. 5,996,041 (that document's FIG.
8
and FIG.
9
). Additional reference numerals have been added for the present discussion.
In
FIG. 2
, copy back functions are shown. Data in the first page within the memory cell array is loaded to a page buffer. After that, the data is copied to another place in the array, but in inverted form. The bit to the right is the flag cell, to indicate that this data is in inverted form.
The prior art is limited as to how large the memory devices can become. For example, if it is assumed that the page buffer circuit can temporarily store 2048-byte information, it takes about 200 microseconds to load the 2048-byte of information when 1-byte information is loaded on a page buffer circuit by a period of 100 nanoseconds. Therefore the loading time is nearly similar to the information-storing time (or the program time) of 200 to 500 microseconds. Accordingly, the information-storing characteristic of the NAND-type flash memory is seriously affected by the loading time.
As integration of NAND-type flash memory increases, data must be processed in larger and larger volumes, as compared to the conventional flash memory. And it must be processed without deterioration in the information-storing characteristic.
BRIEF SUMMARY OF THE INVENTION
The present invention overcomes these problems and limitations of the prior art.
Generally, the present invention provides a memory device that has an array of memory cells to store data, and a Y-gating circuit to gate data stored in a group of the memory cells. A page buffer is coupled between the memory cell array and the Y-gating circuit.
The page buffer includes a dual register corresponding to each memory cell of the group. The dual register includes a first register and an associated second register. The first and second registers are adapted to exchange data with each other, with cells of the memory cell array, and with the Y-gating circuit.
The invention permits substantially faster storing of data, and more advantageous copyback than the prior art. Accordingly a memory according to the invention has improved performance.
The invention will become more readily apparent from the following Detailed Description, which proceeds with reference to the drawings, in which:


REFERENCES:
patent: 5671178 (1997-09-01), Park et al.
patent: 5831900 (1998-11-01), Miyamoto
patent: 5862099 (1999-01-01), Gannage et al.
patent: 5896317 (1999-04-01), Ishii et al.
patent: 5936890 (1999-08-01), Yeom
patent: 5982663 (1999-11-01), Park
patent: 5996041 (1999-11-01), Kim
patent: 6078546 (2000-06-01), Lee
patent: 6452853 (2002-09-01), Iwahashi
patent: 6483752 (2002-11-01), Hirano
patent: 6512694 (2003-01-01), Herdt
patent: 0840326 (1998-05-01), None

Affiliated with

Also associated with

Rating

Nonvolatile memory device with page buffer having dual... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory device with page buffer having dual..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory device with page buffer having dual... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3122132