Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-01-07
2003-04-29
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06557157
ABSTRACT:
CROSS REFERENCE TO RELATED APPLICATIONS
The applicants claim priority under 35 U.S.C. §119 of German application Nos. 19714756.9 and 19731043.5 filed on Apr. 10, 1997 and Jul. 19, 1997. The applicants claim priority under 35 U.S.C. §120 of PCT/DE98/01019 filed on Apr. 8, 1998. The international application under PCT article 21(2) was not published in English.
The invention relates to a method for designing complex digital integrated circuits for ensuring a testability of at least 95% error coverage with automatically generated test patterns.
Complex digital integrated circuits (ASICs) are in general comprised of pulse controlled element, hereinafter referred to as registers, RAM structures, as well as combinatorial elements. Methods for the design of complex digital integrated (ASICs comprise the following basic method steps:
preparation of a specification of the ASIC to be designed
implementation of the specification with HDL languages, for example VHDL (HDL: hardware distribution language)
production of the ASIC circuit by means of ECAD software verification and delivery to the production/manufacture of the ASIC circuit.
The testability of an ASIC is required during the production phase of the ASIC so as to recognize in very short time defects that have arisen during the manufacture and to separate the ASIC which have defects.
The error coverage of an ASIC is the yard stick of how many internal line nets of an ASIC have to be subjected to quality control relating to defects during manufacture, particularly short circuit errors. The yard stick, also test coverage, is in practical experience about 95% of all internal line nets of an ASIC.
Test patterns describe cyclic condition sequences, which are applied at the input lines of an ASIC and which are awaited at the output lines of an ASIC in the event of an absence of errors.
Automatically generated test patterns are formed by test pattern generators, hereinafter ATPG (automatic test pattern generator). These ATPG are available as ECAD software or circuit-technologically realized, for the installation in the ASIC, for example, BIST cells (BIST: built-in-self-test). So that ATPG for a complex ASIC test pattern with high error coverage can compute, test structures need to be implemented (Literature reference: “Selftest Digital Circuits,” M. Gerner/B. Müller/G. Sandweg, Publisher Oldenburg.)
In hitherto known design methods of ASICs, after the generation of the specification, which is in written form or already as model of the system, the circuit is produced, in that the detailed system implementation is done, via the combining of register, RAM structures, as well as combinatory elements is carried out in the equivalent sense.
In the case of a specification in written form the entire system is usually divided into a plurality of subsystems which, via HDL languages, are realized as sub modules with RTL syntax (RTL: register transfer level).
In the case of manual implementation these sub modules are verified separately, prior to incorporation into the overall design. When using automatic methods (U.S. Pat. No. 5,598,344), realized as ECAD software, there also is done a dividing operation (partitioning) of the entire system.
When the specification is at hand in the form of a suitable system model the synthesis-ready RTL model can be produced with ECAD tools, for example behavioral compiler of the firm Synopsys, Inc. (“Behavioral Compiler Methodology Note,” Version 3.3a, April 1995, Synopsys, Inc.).
After one of the two outlined procedures has been concluded and the synthesis of the completed RTL model has been done, the circuit structure is at hand in the form of registers, combinatorial elements, RAM modules.
With this prerequisite the test structures can be fixed as to detail so as to ensure a utilization of ATPGs for the generation of test patterns with defined error coverage. This is done by inclusion of special test registers (scan registers), automatic test generators, especially for RAM cells (BIST cells). Also for this problem there exist automatic methods, for example, in U.S. Pat. No. 5,463,562, in which through automatic introduction of registers a testability of a circuit is to be attained. The inclusion of text multiplexers (test structures: see method claim 2) into an already finished implemented circuit structure (RTL design with connected registers and combinatorial elements), according to specified circuit function, described in “Designs for Hierachrical Testability of RTL Circuits Obtained by Behavioral Synthesis,” Indradeep Ghosh, Anand Raghunathan, Niraj K. Jha, International Conference on Computer Design: VLSI in Computers and Processors, Austin, Oct. 2-4, 1995, Oct. 2, 1995, pages 173-179, Institute of Electrical and Electronics Engineers, avoids the appearance of non-testable areas in the design, for example, signals with constant signal level, combinatorial re-coupling and so on. It is to be remarked that this inclusion can only then arise when the time intensive system implementation (method step d)) has been done. Furthermore, other important design parameters, such as clock-skew, the effort consumption through method are not addresses since the method does not influence the structure/connection of the registers of the circuit structure to be changed. Another embodiment of realization of these automatic methods is the ECAD software test compiler of the firm Synopsys, Inc.
Due to the high specific area requirements of such test structures, particularly in the case of large ASIC circuits, in praxis one has developed the manner to use manually produced functional test patterns for attainment of the error coverage. For this purpose the firm Siemens AG developed the program system TOPS which guarantees that patterns produced during the system simulation are cycle oriented and, thus, test acceptable. These functional test patterns need to be examined, however, in a lengthy test simulation respective to their suitability of the error coverage.
In summary, it can be mentioned that in all known methods the structure of pulse controlled or storing elements, so register or RAM cells, to the finished productionof the circuit inclusive of the test structures in quantity and structure are not fixed. However, the just mentioned circuit elements affect in quantity and structure important ASIC design goals, such as testability, the execution/performance consumption, the requirement as to area, as well as the production effort in the layout phase.
Thus, the following points of criteria are seen in hitherto known design methods for ASICs:
1. Estimation of the circuit or, respectively, the project course, or the project cost, as criterion of the provision of development orders on the part of the customer are unclear at the commencement of the design. Particularly this applies to the required area as well as the performance consumption, since the amount of registers and RAM modules of the circuit is known just prior to delivery. There exists the danger of customer dissatisfaction, in some cases even the non-acceptance of the circuit by the customer. These risks cause direct or indirect high cost.
2. There exists the danger of a delayed delivery of the test patterns, Therewith in the ASIC production the production quality can not, be sufficiently subject to quality control examinations. Particularly then when using functional test patterns the suitability of which for error coverage needs to be examined in lengthy test siulations. Particularly this point needs to be observed in praxis. Through the delays of the production also arise high cost and dissatisfaction of the customer.
SUMMARY OF THE INVENTION
By using the method according to the invention as well as the circuit structure, it is possible to achieve the stated goals of the invention. The establishment of the register structures and RAM structures that are independent of functional implementation as shown in
FIG. 1
box no.
3
relate to the definition of the clock structures as established in
FIG. 1
box no.
4
. With this prerequisite, the layout activities for the r
Collard & Roe P.C.
Lee Jr. Granvill D
Smith Matthew
LandOfFree
Method for designing complex digital and integrated circuits... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for designing complex digital and integrated circuits..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for designing complex digital and integrated circuits... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3111471