Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
2000-11-15
2003-04-22
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S093000, C326S098000, C326S112000, C326S119000, C326S121000
Reexamination Certificate
active
06552573
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates generally to digital signal processing and more particularly to a system and method for reducing leakage current in dynamic circuits with low threshold voltage transistors.
BACKGROUND OF THE INVENTION
In the art of digital signal processing, the speed of dynamic circuits is becoming increasingly important. Thus, in order to improve the speed of these circuits, one technique has been to use low threshold voltage transistors. However, disadvantages associated with using low threshold voltage transistors include an increased leakage current for the circuit while in standby mode.
Previous attempts to solve this leakage problem have included using a combination of low threshold voltage transistors and standard threshold voltage transistors in a circuit. However, this previous solution is less than optimum as it has failed to provide as great an increase in speed as possible due to the use of standard threshold voltage transistors which are slower than the low threshold voltage transistors.
Thus, the previous solution to the leakage problem with low threshold voltage transistors counter-acts the increased speed provided by the low threshold voltage transistors, which was the original reason for their use.
SUMMARY OF THE INVENTION
In accordance with the present invention, a system and method for reducing leakage current in dynamic circuits with low threshold voltage transistors are provided that substantially eliminate or reduce disadvantages and problems associated with previously developed systems and methods. In particular, a dynamic circuit with low threshold voltage transistors is disclosed that provides reduced leakage current without a decrease in speed.
In one embodiment of the present invention, a reduced-leakage current dynamic circuit is provided that includes a logic circuit, a pre-charge transistor, and a standby transistor. The logic circuit is coupled to an internal output node. The logic circuit includes a plurality of logic transistors having a low threshold voltage. The pre-charge transistor is coupled to the internal output node. The pre-charge transistor is operable to provide a pre-charge voltage at the internal output node and has a standard threshold voltage. The standby transistor is coupled to the internal output node. The standby transistor is operable to provide a standby voltage at the internal output node.
Technical advantages of the present invention include providing an improved dynamic circuit with low threshold voltage transistors. In particular, a pre-charge transistor has a standard threshold voltage, while logic transistors have low threshold voltages. As a result, pre-charging (which is not a time-critical operation) is accomplished with a standard threshold voltage transistor, and discharging (which is a time-critical operation) is accomplished with low threshold voltage transistors. Accordingly, the standard threshold voltage transistors may be used without reducing speed.
Other technical advantages of the present invention include reducing the leakage current. In particular, an internal output node is discharged through a standby transistor during standby mode. Additionally, the dynamic circuit is placed in standby mode while the clock is high. As a result, during standby mode, the path from the internal output node to an opposite power rail is blocked by a standard threshold voltage transistor which reduces leakage current.
Other technical advantages will be readily apparent to one skilled in the art from the following figures, description, and claims.
REFERENCES:
patent: 5712826 (1998-01-01), Wong et al.
patent: 5815005 (1998-09-01), Bosshart
patent: 5821778 (1998-10-01), Bosshart
patent: 5831451 (1998-11-01), Bosshart
patent: 5870411 (1999-02-01), Durham et al.
patent: 5910735 (1999-06-01), Allen
patent: 6002292 (1999-12-01), Allen et al.
patent: 6111434 (2000-08-01), Ciraula et al.
patent: 6118309 (2000-09-01), Akamatsu et al.
patent: 6246266 (2001-06-01), Bosshart
patent: 6259275 (2001-07-01), Beiu
patent: 6275071 (2001-08-01), Ye et al.
patent: 2002/0057112 (2002-05-01), Ye et al.
patent: 2002/0089352 (2002-07-01), Hanson et al.
Brady III W. James
Marshall, Jr. Robert D.
Nguyen Khai
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
System and method for reducing leakage current in dynamic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reducing leakage current in dynamic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing leakage current in dynamic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3101632