Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-06-21
2003-06-10
Coleman, William David (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S666000, C438S672000
Reexamination Certificate
active
06576542
ABSTRACT:
TECHNICAL FIELD
This invention relates to methods of forming conductive lines, such as co-axial lines, and to integrated circuitry incorporating conductive lines.
BACKGROUND OF THE INVENTION
As the density of integrated circuitry (IC) devices increases, continuing challenges are posed to find interconnect structures which are suitable for use with such densely-packed IC devices. For example, as clock cycles increase, interconnect structures which are capable of handling such clock cycles become necessary. Further, such interconnect structures must overcome concerns associated with signal propagation times, crosstalk, increased system noise and other spurious electrical effects which are detrimental to the performance of integrated circuits.
This invention arose out of concerns associated with providing integrated circuitry interconnect structures which are suitable for use with densely-packed, high-speed integrated circuitry devices.
SUMMARY OF THE INVENTION
Conductive lines, such as co-axial lines, integrated circuitry incorporating such conductive lines, and methods of forming the same are described. In one aspect, a substrate having an outer surface is provided. A masking material is formed over the outer surface and subsequently patterned to form a conductive line pattern. An inner conductive layer is formed within the conductive line pattern, followed by formation of a dielectric layer thereover and an outer conductive layer over the dielectric layer. Preferred implementations include forming the inner conductive layer through electroplating, or alternatively, electroless plating techniques. Other preferred implementations include forming the dielectric layer from suitable polymer materials having desired dielectric properties. A vapor-deposited dielectric layer of parylene is one such preferred dielectric material.
REFERENCES:
patent: 3982268 (1976-09-01), Anthony et al.
patent: 4394712 (1983-07-01), Anthony
patent: 4419150 (1983-12-01), Soclof
patent: 4440973 (1984-04-01), Hawkins
patent: 4595428 (1986-06-01), Anthony et al.
patent: 4610077 (1986-09-01), Minahan et al.
patent: 4776087 (1988-10-01), Cronin et al.
patent: 4870470 (1989-09-01), Bass, Jr. et al.
patent: 4933743 (1990-06-01), Thomas et al.
patent: 4939568 (1990-07-01), Kato et al.
patent: 4977439 (1990-12-01), Esquivel et al.
patent: 5117276 (1992-05-01), Thomas et al.
patent: 5148260 (1992-09-01), Inoue et al.
patent: 5166097 (1992-11-01), Tanielian
patent: 5312765 (1994-05-01), Kanber
patent: 5317197 (1994-05-01), Roberts
patent: 5323533 (1994-06-01), Val
patent: 5424245 (1995-06-01), Gurtler et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5482873 (1996-01-01), Yang
patent: 5528080 (1996-06-01), Goldstein
patent: 5539227 (1996-07-01), Nakano
patent: 5539256 (1996-07-01), Mikagi
patent: 5541567 (1996-07-01), Fogel et al.
patent: 5587119 (1996-12-01), White
patent: 5596230 (1997-01-01), Hong
patent: 5599744 (1997-02-01), Koh et al.
patent: 5608237 (1997-03-01), Aizawa et al.
patent: 5614743 (1997-03-01), Mochizuki
patent: 5618752 (1997-04-01), Gaul
patent: 5635423 (1997-06-01), Huang et al.
patent: 5640049 (1997-06-01), Rostoker et al.
patent: 5646067 (1997-07-01), Gaul
patent: 5651855 (1997-07-01), Dennison et al.
patent: 5661344 (1997-08-01), Havemann et al.
patent: 5675187 (1997-10-01), Numata et al.
patent: 5682062 (1997-10-01), Gaul
patent: 5698867 (1997-12-01), Bauer et al.
patent: 5699291 (1997-12-01), Tsunemine
patent: 5717247 (1998-02-01), Koh et al.
patent: 5750436 (1998-05-01), Yamaga et al.
patent: 5753529 (1998-05-01), Chang et al.
patent: 5767001 (1998-06-01), Bertagnolli et al.
patent: 5807783 (1998-09-01), Gaul et al.
patent: 5811868 (1998-09-01), Bertin et al.
patent: 5817572 (1998-10-01), Chiang et al.
patent: 5827775 (1998-10-01), Miles et al.
patent: 5841197 (1998-11-01), Adamic, Jr.
patent: 5852320 (1998-12-01), Ichihashi
patent: 5858877 (1999-01-01), Dennison et al.
patent: 5861677 (1999-01-01), You et al.
patent: 5869893 (1999-02-01), Koseki et al.
patent: 5930625 (1999-07-01), Lin et al.
patent: 5933758 (1999-08-01), Jain
patent: 5990562 (1999-11-01), Vallett
patent: 6001538 (1999-12-01), Chen et al.
patent: 6037244 (2000-03-01), Gardner et al.
patent: 6037248 (2000-03-01), Ahn
patent: 6143616 (2000-11-01), Geusic et al.
patent: 6184121 (2001-02-01), Buchwalter et al.
patent: 6187677 (2001-02-01), Ahn
patent: 6188125 (2001-02-01), Havemann
patent: 6194313 (2001-02-01), Singh et al.
patent: 6268262 (2001-07-01), Loboda
patent: 4-133472 (1992-05-01), None
Streetman, Ben G., “Solid State Electronic Devices,” © 1972 Prentice-Hall, Inc., pp. 380-383 (6 pages total).
V. Lehmann, “The Physics of Macropore Formation in Low Doped N-Type Silicon,” J. Electrochem. Soc., vol. 140, No. 10, Oct. 1993, pp. 2836-2843.
K.P. Muller et al., “Trench Storage Node Technology for Gigabit DRAM Generations,” Technical Digest of International Electron Devices Meeting, Dec. 8-11, 1996, pp. 507-510.
H. Horie et al., “Novel High Aspect Ratio Plug for Logic/DRAM LSIs Using Polysilicon-Aluminum Substitute (PAS),” Technical Digest of International Electron Devices Meeting, Dec. 8-11, 1996, pp. 946-948.
M. Thomas et al., “VLSI Multilevel Micro-Coaxial Interconnects for High Speed Devices,” Fairchild Research Center, IEEE 1990, pp. 3.5.1-3.5.
T. Ohba et al., “Evaluation of Selective Deposition of CVDW Films by Measurement of Surface Temperature,” Tungsten and Other Refractory Metals for VLSI Applications II, Proceedings of 1986 Workshop, pp. 59-66, 1987 by Materials Research Society.
R.F. Foster et al., “High Rate Low-Temperature Selective Tungsten,” ibid. 1988 Workshop, pp. 69-72.
T. Ohba et al., “Selective Chemical Deposition of Tungsten Using Silane and Polysilane Reductions,” ibid, Workshop, pp. 17-25, 1989.
Guttman et al., “Low and High Dielectric Constant Thin Films for Integrated Circuit Applications”, Extended Abstract, presented to the Advanced Metallization and Interconnect Systems for VLSI Applications in 1996, Oct. 3-5, 1996, Boston, MA.
Sekine et al., “A New High-Density Plasma Etching System Using a Dipole-Ring Magnet,” Jpn. J. Appl. Phys., Nov. 1994, Pt. I, No. II.
K.J. Taylor et al., “Polymers for high performance interconnects,” Materials for Advanced Metallization, 1994 Symp. On VLSI Techn. Digest of technical Papers, pp. 60-63.
U.S. patent application Ser. No. 09/095,774, Ahn, filed Jun. 10, 1998, Abandoned.
U.S. patent application Ser. No. 09/118,346, Geusic et al., filed Jul. 17, 1998.
Coleman William David
Wells St. John P.S.
LandOfFree
Conductive lines, coaxial lines, integrated circuitry, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conductive lines, coaxial lines, integrated circuitry, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conductive lines, coaxial lines, integrated circuitry, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3094555