Coating processes – Electrical product produced – Integrated circuit – printed circuit – or circuit board
Reexamination Certificate
2001-05-22
2003-04-15
Talbot, Brian K. (Department: 1762)
Coating processes
Electrical product produced
Integrated circuit, printed circuit, or circuit board
C427S099300, C427S344000, C427S387000, C427S419200, C427S255180, C438S409000, C438S623000, C438S787000, C438S960000
Reexamination Certificate
active
06548107
ABSTRACT:
TECHNICAL FIELD
The invention pertains to methods of forming insulating material, such as for example, methods of forming insulating material between components of integrated circuits.
BACKGROUND OF THE INVENTION
In methods of forming integrated circuits, it is frequently desired to isolate components of the integrated circuits from one another with insulative material. Such insulative material may comprise a number of materials, including, for example, silicon dioxide, silicon nitride, and undoped semiconductive material, such as silicon. Although such materials have acceptable insulative properties in many applications, the materials disadvantageously have high dielectric constants which can lead to capacitive coupling between proximate conductive elements. For instance, silicon dioxide has a dielectric constant of about 4, silicon nitride has a dielectric constant of about 8, and undoped silicon has a dielectric constant of about 12.
It would be desirable to develop alternative methods for insulating conductive elements from one another with low-dielectric-constant materials.
SUMMARY OF THE INVENTION
The invention encompasses methods of forming insulating materials proximate conductive elements.
In one aspect, the invention encompasses a method of forming an insulating material proximate a substrate in which a first material is chemical vapor deposited proximate the substrate. Cavities are formed within the first material, and, after forming the cavities, at least some of the first material is transformed into an insulative second material.
In another aspect, the invention encompasses a method of forming an insulating material proximate a substrate in which porous polysilicon is formed proximate the substrate and at least some of the porous polysilicon is transformed into porous silicon dioxide.
In yet another aspect, the invention encompasses a method of forming an insulating material between components of an integrated circuit. Polysilicon is chemical vapor deposited between two components and electrochemically anodized to convert the polysilicon into a porous mass having a first volume. The first volume comprises a polysilicon volume and a cavity volume, with the cavity volume comprising greater than or equal to about 75% of the first volume. The porous polysilicon mass is oxidized to transform the polysilicon into porous silicon dioxide having a second volume. The second volume comprises a silicon dioxide volume and a cavity volume, with the cavity volume comprising less than or equal to about 50% of said second volume.
REFERENCES:
patent: 3919060 (1975-11-01), Pogge et al.
patent: 3954523 (1976-05-01), Magdo et al.
patent: 3979230 (1976-09-01), Anthony et al.
patent: 3998662 (1976-12-01), Anthony et al.
patent: 4063901 (1977-12-01), Shiba
patent: 4180416 (1979-12-01), Brock
patent: 4561173 (1985-12-01), Te Velde
patent: 5023200 (1991-06-01), Blewer et al.
patent: 5103288 (1992-04-01), Sakamoto et al.
patent: 5141896 (1992-08-01), Katoh
patent: 5149615 (1992-09-01), Chakravorty et al.
patent: 5171713 (1992-12-01), Matthews
patent: 5192834 (1993-03-01), Yamanishi et al.
patent: 5266519 (1993-11-01), Iwamoto
patent: 5286668 (1994-02-01), Chou
patent: 5298311 (1994-03-01), Bentson et al.
patent: 5380679 (1995-01-01), Kano
patent: 5461003 (1995-10-01), Havemann et al.
patent: 5464786 (1995-11-01), Figura et al.
patent: 5470801 (1995-11-01), Kapoor et al.
patent: 5488015 (1996-01-01), Havermann et al.
patent: 5494858 (1996-02-01), Gnade et al.
patent: 5496773 (1996-03-01), Rhodes et al.
patent: 5525857 (1996-06-01), Gnade et al.
patent: 5527737 (1996-06-01), Jeng
patent: 5554567 (1996-09-01), Wang
patent: 5559666 (1996-09-01), Figura et al.
patent: 5583078 (1996-12-01), Osenbach
patent: 5599745 (1997-02-01), Reinberg
patent: 5629238 (1997-05-01), Choi et al.
patent: 5654224 (1997-08-01), Figura et al.
patent: 5670828 (1997-09-01), Cheung et al.
patent: 5691565 (1997-11-01), Manning
patent: 5691573 (1997-11-01), Avanzino et al.
patent: 5723368 (1998-03-01), Cho et al.
patent: 5736425 (1998-04-01), Smith et al.
patent: 5744399 (1998-04-01), Rostoker et al.
patent: 5773363 (1998-06-01), Derderian et al.
patent: 5804508 (1998-09-01), Gnade et al.
patent: 5807607 (1998-09-01), Smith et al.
patent: 5808854 (1998-09-01), Figura et al.
patent: 5861345 (1999-01-01), Chou et al.
patent: 5882978 (1999-03-01), Srinivasan et al.
patent: 5883014 (1999-03-01), Chen et al.
patent: 5950102 (1999-09-01), Lee
patent: 5970360 (1999-10-01), Cheng et al.
patent: 5981085 (1999-11-01), Yoshizawa et al.
patent: 6001747 (1999-12-01), Annapragada
patent: 6028015 (2000-02-01), Wang et al.
patent: 6156374 (2000-12-01), Forbes et al.
patent: 6245439 (2001-06-01), Yamada et al.
patent: 6251470 (2001-06-01), Forbes et al.
patent: 6313046 (2001-11-01), Juengling et al.
patent: 6347446 (2002-02-01), Luthra et al.
patent: 6350679 (2002-02-01), McDaniel et al.
patent: 0 542 262 (1993-05-01), None
patent: 0 923 125 (1999-06-01), None
Yoon et al., “Monolithic Integration of 3-D Electroplated Microstructures with Unlimited Number of Levels Using Planarization With a Sacrificial Metallic Mold”, IEEE International Micro-Electro Mechanical Systems Conference; 1999; pp. 624 & 627-629.
Togo,A Gate-side Air-gap Structure(GAS)to Reduce the Parasitic Capacitance in MOSFETs, 1996 Sympos. on VLSI Technology Digest of Technical Papers, IEEE 1996, pp. 38-39.
Anand,Nura: A Feasible, Gas-Dielectric Interconnect Process, 1996 Sympos. on VLSI Technolgy Digest of Technical Papers, IEEE 1996, pp. 82-83.
Watanabe,A Novel Stacked Capacitor with Porous-Si Electrodes for High Density DRAMs, Microelectronics Research Laboratories, NEC Corp., date unknown, pp. 17-18.
Anderson et al., Abstract:“Porous Polycrystalline Silicon: A New Material For MEMS”, Jnl. of Microelectromechanical Systems (Mar. 1994), vol. 3, No. 1, pp. 10-18.
Singer, “The New Low-k Candidate: It's a Gas”, (Technology News/Wafer Processing)Semiconductor International, 1 Page, (Mar. 1989).
Homma,Low Dielectric Constant Materials and Methods for Interlayer Dieelectric Films in Ultralarge-Scale Integrated Circuit Multilevel Interconnections, Materials Science & Engr., R23, pp. 243-285 (1998).
Product Brochure and Material Safety Data Sheet,Interlayer Dielectric, JSR Microelectronics, 12 pages (1997).
Townsend et al.,Abstract:SiLK Polymer Coating With Low Dielectric Constant and High Thermal Stability for ULSI Interlayer Dielectric, The Dow Chemical Company, Midland, MI, 9 pages (Undated).
Wolf, Ph.D., et al.,Silicon Processing for the VLSI Era—Volume 1: Process Technology, Lattice Press ©1986, pp. 429-437.
Wolf, Ph.D et al.,Silicon Processing for the VLSI Era—Volume 1: Process Technology, Lattice Press ©1986, pp. 1-8.
U.S. Patent application Ser. No. 08/947,847, filed Oct. 9, 1997, Werner Juengling et al. (cited in parent—08/948,372)—pending application.
Ahn Kie Y.
Forbes Leonard
Micro)n Technology, Inc.
Talbot Brian K.
Wells St. John P.S.
LandOfFree
Methods of forming an insulating material proximate a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming an insulating material proximate a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming an insulating material proximate a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3089526