Method of manufacturing heterojunction transistors with self-ali

Details Method of manufacturing heterojunction transistors with self-ali Method of manufacturing heterojunction transistors with self-ali

1992-03-18

1993-12-21

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437 89, 148DIG72, 257197, 257586, H01L 21265, H01L 2970

Patent

active

052720950

ABSTRACT:
A method of manufacturing heterojunction transistors having self-aligned contacts. In manufacturing a heterojunction bipolar transistor, a collector and a base layer are deposited on a substrate. A masking layer is deposited on the base layer and selectively etched to form an aperture therein, exposing the base layer. An emitter having a mesa structure is grown epitaxially on the exposed base layer to produce lateral overhang portions. The overhang portions may be formed by continuing the epitaxial growth to form lateral overgrowth portions overlapping the masking material. The masking layer is removed and self-aligned contacts are formed to the base and emitter regions using the lateral overhang portions which provide separation between the emitter structure and the contacts to the base layer.

REFERENCES:
patent: 3994758 (1976-11-01), Ogawa et al.
patent: 3997367 (1976-12-01), Yau
patent: 4171234 (1979-10-01), Nagata et al.
patent: 4283483 (1981-08-01), Coane
patent: 4477963 (1984-10-01), Cogan
patent: 4624047 (1986-11-01), Tani
patent: 4683487 (1987-07-01), Ueyanagi et al.
patent: 4706378 (1987-11-01), Havemann
patent: 4728606 (1988-03-01), Bukhman et al.
patent: 4731340 (1988-03-01), Chang et al.
patent: 4794093 (1988-12-01), Tong et al.
patent: 4824805 (1989-04-01), Kajikawa
patent: 4859618 (1989-08-01), Shikata et al.
patent: 4939562 (1990-07-01), Adlerstein
patent: 4954457 (1990-09-01), Jambotkar
patent: 4956689 (1990-09-01), Yuan et al.
patent: 4959326 (1990-09-01), Roman et al.
patent: 4965218 (1990-10-01), Geissberger et al.
patent: 4965650 (1990-10-01), Inada et al.
patent: 4980739 (1990-12-01), Favreau
patent: 4997778 (1991-03-01), Sim et al.
patent: 5024958 (1991-06-01), Awano
patent: 5053346 (1991-10-01), Yuan et al.
patent: 5110751 (1992-05-01), Nakagawa
patent: 5139968 (1992-08-01), Hayase et al.

Affiliated with

Also associated with

Rating

Method of manufacturing heterojunction transistors with self-ali does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing heterojunction transistors with self-ali, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing heterojunction transistors with self-ali will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-308591