Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-02-22
2003-09-23
Dang, Trung (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S370000, C257S372000, C257S373000, C257S374000
Reexamination Certificate
active
06624482
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to metal oxide semiconductor (“MOS”) devices. More particularly, the present invention relates to a method for creating a useful bipolar junction transistor (“BJT”) from a parasitic BJT on a MOS device.
BACKGROUND
Because of the pn junctions which are created in the manufacture of MOS devices, a parasitic BJT is formed during manufacture of a MOS field effect transistor (“FET”). The parasitic BJT is connected in parallel to the MOSFET, because emitter, base and collector of the BJT are formed from the source, channel and drain, respectively, of the MOSFET. The parasitic BJT is formed from the “n” and “p” type materials that are used in the different regions of the MOSFET. That is, an n-channel MOSFET would have a parasitic npn-type BJT associated with it and a p-channel MOSFET would have an associated parasitic pnp-type BJT.
The parasitic BJT may create unwanted effects during the operation of the MOS device. Because the base of the parasitic BJT is electrically connected to the channel of the MOSFET, it is floating and the device is more difficult to control. A floating base causes a history dependent delay, which changes the MOS characteristics. This is particularly a problem with silicon-on-insulation (“SOI”) MOS field effect devices, because the channel of the MOSFET is isolated from the substrate, as explained further herein (e.g., see FIG.
2
).
The manufacturing process for MOSFETs currently requires steps designed to nullify the effect of the parasitic BJT. Clearly, a method that would transform the parasitic BJT into a useable BJT would be desirable.
SUMMARY
One embodiment of the present invention relates to a method for creating a useful BJT by increasing the gain associated with the parasitic BJT on an SOI or bulk type MOSFET to a desired level. Once the gain is increased sufficiently, the BJT may be used productively in the circuit by driving the base of the BJT with the circuit. Because the physical structure of the BJT is already part of the silicon wafer, its productive use does not require additional space.
One embodiment of the MOS device of the present invention comprises a useful BJT that is formed from a parasitic BJT, connected in parallel to the MOS device.
REFERENCES:
patent: 4954989 (1990-09-01), Auberton-Herve et al.
patent: 4996626 (1991-02-01), Say
patent: 5604457 (1997-02-01), Ting
patent: 5646551 (1997-07-01), Ting
patent: 5770881 (1998-06-01), Pelella et al.
patent: 5774411 (1998-06-01), Hsieh et al.
patent: 5872032 (1999-02-01), Chi
patent: 6060742 (2000-05-01), Chi et al.
patent: 6128216 (2000-10-01), Noble, Jr. et al.
patent: 6380022 (2002-04-01), Lotz
United Kingdom Search Report dated Feb. 15, 2002.
Dang Trung
Hewlett--Packard Development Company, L.P.
LandOfFree
Method for creating a useful bipolar junction transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for creating a useful bipolar junction transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for creating a useful bipolar junction transistor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3079794